![background image](http://html.mh-extra.com/html/sony/hcd-zx6-cd-receiver-component-for-compact-hi-fi-stereo-system/hcd-zx6-cd-receiver-component-for-compact-hi-fi-stereo-system_service-manual_1329791060.webp)
60
HCD-ZX6/ZX8
• IC401 M3062CMEN-A04FPUO (MASTER CONTROL) (MAIN BOARD (1/4))
Pin No.
Pin Name
I/O
Pin Description
1
MP3 ACK
I
Acknowledgement signal input from MP3 decoder IC “L”: acknowledged
2
MP3 LP
O
Latch signal output to MP3 decoder IC “L”: enable
3
MP3 CS
O
Chip select signal output MP3 decoder IC “L”: enable
4
SIRCS
I
Remote control signal input
5
MP3 DATA OUT
O
Serial data signal output to MP3 decoder IC
6
MP3 DATA IN
I
Serial data signal input from MP3 decoder IC
7
MP3 CLK
O
Serial data transfer clock signal output to MP3 decoder IC
8
BYTE
—
Ground pin
9
CNVSS
—
Ground pin
10
XC IN
I
Sub system clock signal input (32.768 kHz)
11
XC OUT
O
Sub system clock signal output (32.768 kHz)
System reset signal input from the reset signal IC “L”: reset
12
RESET
I
After the power supply rises, “L” is input for several hundreds msec and then change
to “H”.
13
X OUT
O
Main system clock signal output (16 MHz)
14
VSS
—
Ground pin
15
X IN
I
Main system clock signal input (16 MHz)
16
VCC
—
Power supply pin (+3.3 V)
17
NMI
I
Non-maskable interrupt input
18
MP3 RESET
O
Reset signal output to MP3 decoder IC
19
SCOR
I
Subcode sync (S0+S1) detection signal input from the digital signal processor
20
AC OUT
I
AC off detection signal input from the reset signal IC “L”: AC cut detected
21
SENS
I
Internal status detection monitor signal input from the digital signal processor
22
CD CLK
O
Serial data transfer clock signal output to the digital signal processor
23
XLAT
O
Serial data latch pulse signal output to the digital signal processor
24
CD DATA
O
Serial data signal output to the digital signal processor
25
XRST
O
Reset signal output to the digital signal processor and the motor/col driver
“L”: reset
26
XTCN
O
BD DSP oscillation on/off control signal output “H”: on
27
FAN CTRL
I
Not used in this set. (Open)
28
STBY RELAY
O
Main power on/off control signal output “H”: power on
29
IIC CLK
I/O
Clock signal for IIC communication between master control IC and display control IC
30
IIC DATA
I/O
Data signal for IIC communication between master control IC and display control IC
31
MP3 STB
O
Standby mode signal output to MP3 decoder IC “L”: standby mode
32
REC MUTE
O
Recording muting on/off control signal output “L”: muting on
33
AC CUT MAIN
I
Under voltage protection detection signal input “L”: under voltage datected
34
LINE MUTE
O
Line muting on/off control signal output “H”: muting on
35
VMUTE2
I
Not used in this set. (Open)
36
VMUTE
I
Not used in this set. (Open)
37
SYS RST
I
Not used in this set. (Open)
38
MREQ
I
Not used in this set. (Open)
39
AMS MUTE
O
AMS signal muting on/off control signal output “H”: muting on
40
CD POWER
O
Power on/off control signal output “H”: power on
41
CD A MUTE
O
CD analog signal muting on/off control signal output “H”: power on
42
TSENS
I
Disc tray position detection signal input from CDM
43
DSENS
I
Disc existence detection signal input from CDM
Содержание HCD-ZX6 - Cd/receiver Component For Compact Hi-fi Stereo System
Страница 6: ...6 HCD ZX6 ZX8 1 1 SERVICE POSITION OF CD BU BLOCK SECTION 1 SERVICE NOTE chassis CD block ...
Страница 9: ...9 HCD ZX6 ZX8 SECTION 2 GENERAL This section is extracted from instruction manual ...
Страница 10: ...10 HCD ZX6 ZX8 ...
Страница 11: ...11 HCD ZX6 ZX8 ...
Страница 95: ...7 HCD ZX6 ZX8 MEMO ...