63
HCD-FX10
Pin No.
Pin Name
I/O
Description
49
WMD0
I
External memory wait mode setting terminal (fixed at “H” in this set)
50
PAGE2
O
External memory page selection signal output terminal (not used)
51
VSS
—
Ground terminal
52, 53
PAGE1, PAGE0
O
External memory page selection signal output terminal (not used)
54
BOOT
I
Boot mode control signal input terminal (not used)
55
TST1
O
Not used
56
BST
I
Boot strap signal input from the system controller
57
MOD1
I
Operation mode setting terminal “L”: enhanced mode, “H”: normal mode
(fixed at “H” in this set)
58
MOD0
I
Operation mode setting terminal “L”: single chip mode, “H”: can not use
(fixed at “L” in this set)
59
EXLOCK
I
PLL lock error signal and data error flag input from the digital audio interface
60
VDDI
—
Power supply terminal (+2.5V)
61
VSS
—
Ground terminal
62, 63
A17, A16
O
Address signal output terminal (not used)
64 to 66
A15 to A13
O
Address signal output to the S-RAM
67
GP10
I
L/R sampling clock signal input terminal
68
GP9
O
Read ready signal output to the system controller
69
GP8
I
Channel status bit 1 input from the digital audio interface receiver
70
VDDI
—
Power supply terminal (+2.5V)
71
VSS
—
Ground terminal
72 to 75
D15 to D12
I/O
Two-way data bus with the S-RAM
76
VDDE
—
Power supply terminal (+3.3V)
77 to 80
D11 to D8
I/O
Two-way data bus with the S-RAM
81
VSS
—
Ground terminal
82 to 85
A9, A12 to A10
O
Address signal output to the S-RAM
86
TDO
O
Simplicity emulation data output terminal (not used)
87
TMS
I
Simplicity emulation data input start and end terminal (not used)
88
XTRST
I
Simplicity emulation non-sync break signal input terminal (not used)
89
TCK
I
Simplicity emulation clock signal input terminal (not used)
90
TDI
I
Simplicity emulation data input terminal (not used)
—
Ground terminal
O
Address signal output to the S-RAM
I/O
Two-way data bus with the S-RAM
—
Power supply terminal (+2.5V)
—
Ground terminal
I/O
Two-way data bus with the S-RAM
—
Power supply terminal (+3.3V)
I/O
Two-way data bus with the S-RAM
O
Address signal output to the S-RAM
111
VSS
—
Ground terminal
112
A0
O
Address signal output to the S-RAM
113
PM
I
PLL initialize signal input from the system controller
114, 115
SDI3, SDI4
I
Audio serial data input terminal
116
SYNC
I
Sync/non-sync setting terminal “L”: sync, “H”: non-sync (fixed at “H” in this set)
117
TST2
I
Not used
118
GP11
I
(not used)
119
TST3
I
(not used)
120
VDDI
—
Power supply terminal (+2.5V)
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299