16
CSX-V58MP
Pin No.
Pin Name
I/O
Pin Description
146
VSS
—
Ground
147
RESERVED
I
Not used. (Fixed at L in this set)
148
VDATA3
O
Video data bus 3 output
149
VDD
—
Power supply pin (+3.3 V)
150
VDATA4
O
Video data bus 4 output
151
VSS
—
Ground
152
VDATA5
O
Video data bus 5 output
153
RESERVED
I
Not used. (Fixed at L in this set)
154, 155
VDATA6, 7
O
Video data bus 6 and 7 output
156
RESERVED
I
Not used. (Fixed at L in this set)
157
HSYNC
I/O
Horizontal sync input/output
158
VSYNC
I/O
Vertical sync input/output
159
NC
O
Not used. (Open)
160
VDD
—
Power supply pin (+3.3 V)
161
NC
O
Not used. (Open)
162
VSS
—
Ground
163
DA-DATA1
O
Serial audio samples relative to DA-BCK clock.
164
DA-DATA2
O
Serial audio samples relative to DA-BCK clock. (Not used in this set)
165
NC
O
Not used. (Open)
166
DA-LRCK
O
PCM left-right clock output
167
DA-BCK
O
PCM bit clock output
168
VDD2.5
—
Power supply pin (+2.5 V)
169
DA-XCK
O
Audio external frequency clock output
170
VSS
—
Ground
171
DAI-DATA
I
PCM data (two channels) input (Not used in this set)
172
DAI-LRCK
I
PCM left-right clock input (Not used in this set)
173
DAI-BCK
I
PCM bit clock input (Not used in this set)
174
RESERVED
I
Not used. (Fixed at L in this set)
175
VDD
—
Power supply pin (+3.3 V)
176
A-VDD
—
Analog power supply pin (+3.3 V)
177
VCLK
I
Video clock input
178
SYSCLK
I
System clock input
179
A-VSS
—
Analog ground
180
CD-DATA
I
Serial CD data input
181
VDD
—
Power supply pin (+3.3 V)
182
CD-LRCK
I
Programmable polarity 16-bit word synchronization to the decoder (right channel HIGH).
183
VSS
—
Ground
184
CD-BCK
I
CD bit clock input
185
CD-C2PO
I
Asserted HIGH indicated a corrupted byte (Fixed at L in this set)
186 to 190
RESERVED
I
Not used. (Fixed at L in this set)
191
NC
O
Not used. (Open)
192
RESERVED
I
Not used. (Fixed at L in this set)
193
VDD
—
Power supply pin (+3.3 V)
194
NC
O
Not used. (Open)
195
VSS
—
Ground
196
VSS1
—
Ground
197
VDD2.5
—
Power supply pin (+2.5 V)
198
VSS1
—
Ground
199
VSS
—
Ground
200
VSS1
—
Ground
201
HOST8SEL
I
Host select input
202 to 204
HADDR0 to 2
I
Host address bus 0 to 2 input
205
DTACKSEL
I
Data acknowledge select input