29
Pin No.
Pin Name
I/O
Pin Description
74
SIN
I
Serial data input (Fixed at “L” in this set.)
75
BCK
I
Clock signal input for serial bit transfer of serial input/output data.
76
LRCK
I
Sampling frequency clock signal input of serial input/output data.
77
XMST
I
Bit clock (BCK) and L/R sampling clock (LRCK) signal master/slave mode select
signal input from system control (IC500). (“L” : master mode, “H” : slave mode)
78
VDD3
—
Digital power supply pin (+3.3 V)
79
AVSP
—
PLL system ground
80
PLLEN
I
PLL enable signal input (Normally, fixed at “L”.)
81
PLCLK
O
PLL clock signal output (Not used in this set.)
82
CKSTP
I
PLL clock output control signal input from system control (IC500).
83
AVDP
—
PLL system power supply pin (+3.3 V)
84
VSS4
—
Digital ground
85 – 94
TD14 – 23
I
Test pin (Normally, fixed at “L”.)
95
VDD4
—
Digital power supply pin (+3.3 V)
96
AVSD
—
Ground (for D-RAM)
97
SCLI
I
Not used. (Normally, fixed at “L”.)
98
BIM
I
Not used. (Normally, fixed at “L”.)
99
SDRAM
I
Not used. (Normally, fixed at “L”.)
100
AVDD
—
Power supply pin (+3.3 V) (for D-RAM)
Содержание CDX-C8850 - Fm/am Compact Disc Player
Страница 4: ...4 SECTION 1 GENERAL This section is extracted from instruction manual ...
Страница 5: ...5 ...
Страница 6: ...6 ...
Страница 7: ...7 ...
Страница 8: ...8 ...
Страница 9: ...9 ...
Страница 10: ...10 ...
Страница 11: ...11 ...
Страница 12: ...12 ...
Страница 13: ...13 ...
Страница 14: ...14 ...
Страница 43: ...43 43 CDX C8850 C9500 Page 45 ...
Страница 54: ...54 54 4 19 SCHEMATIC DIAGRAM RELAY SECTION Page 50 Page 55 CDX C8850 C9500 ...