Sony BKP-7934, Руководство по установке и обслуживанию

Страница: 29 / 64

4-7
BKP-7934 IMM
IC
READ
STANDBY
WRITE
DESELECT
WRITE INHIBIT
WRITE INHIBIT
DATA
POLLING
PROGRAM RESET
MODE
0
1
0
0
x
x
0
x
CE
0
x
1
1
x
0
0
x
OE
1
x
0
1
1
x
1
x
WE
HI-Z
HI-Z
HI-Z
→
V
OL
HI-Z
HI-Z
HI-Z
V
OL
HI-Z
RDY/
BUSY
1
x
1
1
x
x
1
0
RES
D
OUT
HI-Z
D
IN
HI-Z
-
-
DATA OUT
HI-Z
I/O
0
1
x
HI-Z
: LOW LEVEL
: HIGH LEVEL
: DON’T CARE
: HIGH IMPEDANCE
PIN
KM684002J-20 (SAMSUNG)
4M (524,288 x 8)-BIT SRAM
—TOP VIEW—
A0
IN
A1
IN
A2
IN
A3
IN
A4
IN
CS
IN
I/O1
IN
I/O2
IN
V
CC
GND
I/O3
IN
I/O4
IN
WE
IN
A5
IN
A6
IN
A7
IN
A8
IN
A9
IN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A18
IN
A17
IN
A16
IN
A15
IN
OE
IN
I/O8
IN
I/O7
IN
GND
V
CC
I/O6
IN
I/O5
IN
A14
IN
A13
IN
A12
IN
A11
IN
A10
IN
NC
INPUTS
A0 - A18
CS
OE
WE
INPUTS/OUTPUTS
I/O0 - I/O8
OTHER
NC
: ADDRESS
: CHIP SELECT
: OUTPUT ENABLE
: WRITE ENABLE
: DATA
: NO CONNECTION
MSM82C55A-2GS
MSM82C55A-2GS-VK (OKI)
A0, A1
CS
D0 - 7
PA0 - 7
PB0 - 7
PC0 - 7
RD
WR
: PORT SELECT ADDRESS
: CHIP SELECT
: DATA BUS
: PORT A IN/OUT
: PORT B IN/OUT
: PORT C IN/OUT
: READ
: WRITE
A1
0
0
1
1
0
0
1
1
X
32
31
30
29
28
27
26
25
4
3
1
D0
D1
D2
D3
D4
D5
D6
D7
A0
A1
RD
WR
CS
33
RESET
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
PC0
PC1
PC2
PC3
PC4
PC5
PC6
PC7
43
42
41
40
38
37
36
35
14
15
16
18
19
20
21
23
9
10
11
13
8
7
6
5
CS
A1
A0
PC7
PC6
PC5
PC4
PC0
PC1
PC2
1
2
3
4
5
6
7
8
9
10
11
GND
0
1
X
: LOW LEVEL
: HIGH LEVEL
: DON’T CARE
PC3 PB0 PB1 PB2 PB3 PB4 PB5 PB6
12 13 14 15 16 17 18 19 20 21 22
NC
V
DD
NC
RD
PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7
WR
44 43 42 41 40 39 38 37 36 35 34
NC
33
32
31
30
29
28
27
26
25
24
23
V
DD
RESET
D0
D1
D2
D3
D4
D5
D6
D7
PB7
A0
0
1
0
1
0
1
0
1
X
CS
0
0
0
0
0
0
0
0
1
WR
1
1
1
1
0
0
0
0
X
RD
0
0
0
0
1
1
1
1
X
OPERATION
PORT A
→
DATA BUS
PORT B
→
DATA BUS
PORT C
→
DATA BUS
NO OPERATION
DATA BUS
→
PORT A
DATA BUS
→
PORT B
DATA BUS
→
PORT C
DATA BUS
→
CONTROL REGISTER
HIGH IMPEDANCE
44
34
C-MOS PROGRAMMABLE PERIPHERAL INTERFACE
—TOP VIEW—
DATA
BUS
BUFFER
READ/
WRITE
CONTROL
LOGIC
D0 - D7
RD
WR
RESET
CS
A0
A1
GROUP
B
CONTROL
GROUP
A
CONTROL
GROUP
A
PORT A
PA0 - PA7
GROUP
A
PORT C
HIGHER
4-BITS
PC4 - PC7
GROUP
B
PORT C
LOWER
4-BITS
PC0 - PC3
GROUP
B
PORT B
PB0 - PB7
NJU7201U32 (JRC) + 5V (100mA)
GND
1
IN
2
OUT
3
2 3
1
IN OUT
GND
C-MOS POSITIVE VOLTAGE REGULATOR
—SIDE VIEW—
HN58C257AT-10
HN58C257AT10 (HITACHI)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
OE
A11
A9
A8
A13
WE
RES
RDY/
BUSY
A14
A12
A7
A6
A5
A4
A3
V
DD
NC
GND
NC
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A10
CE
I/O7
I/O6
I/O5
I/O4
I/O3
I/O2
I/O1
I/O0
A0
A1
A2
19
18
17
16
15
14
13
12
4
3
32
2
11
5
10
1
6
7
9
31
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
OE
WE
RES
RDY/
BUSY
CE
21
22
23
25
26
27
28
29
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
INPUT
A0 - A14
CE
OE
RDY/
BUSY
RES
WE
INPUT/OUTPUT
I/O0 - I/O7
: ADDRESS
: CHIP ENABLE
: OUTPUT ENABLE
: REDY/BUSY
: RESET
: WRITE ENABLE
: DATA
256 K (32,768 x 8)-BIT EEPROM
—TOP VIEW—