Silicon Laboratories C8051F960, Руководство пользователя

Страница: 19 / 43

C 8 0 5 1 F 9 6 x / S i 1 0 2 x
Rev. 0.2 19
5.11.11. EZRadio GPIO Signals
When using a Si1020 UPPI Pico Board, the four EZRadioPRO GPIO signals connect to the SMA connectors on
the motherboard.
GPIO_0 connects to EZRP_TX_DATA_IN via R20. This signal supports direct mode TX input data from an external
source using the SMA connector.
GPIO_1 connects to EZRP_RX_DOUT via R21. This signal supports direct mode RX data out of the SMA
connector. Normally, the RX data out is used with the RX clock out.
GPIO_2 connects to EZRP_RX_CLK_OUT via R22. This signal supports direct mode RX data out of the SMA
connector.
ANT_A connects to EZR_CLK_IN using R23. This provides a connection to the forth SMA connector. Cut the trace
on R23 when using an external 10 MHz clock with EZRadio.
5.11.12. EMIF Connections
Some of the EMIF lines also connect to the 40-pin radio card connector. EMIF_A15/- connects to GPIO_2, and
EMIF_A14/- connects to GPIO_3. Disconnect these signals when using the EMIF in 16-bit address non-
multiplexed mode.
Table 2 describes the C8051F96x MCU card’s EMIF connections.
Table 2. MCU EMIF Connections
MCU Pin
EMIF Configurations
MCU Card Signal
Name
UDP Motherboard
Signal Name
Non-Multiplexed Multiplexed
16-bit 8-bit 16-bit 8-bit
P3.5 ALE ALE EMIF_ALE EMIF_ALE
P3.6 /RD /RD /RD /RD EMIF_RD EMIF_OEB
P3.7 /WR /WR /WR /WR EMIF_WR EMIF_WRB
P4.0 A8 EMIF_A8/- EMIF_A16
P4.1 A9 EMIF_A9/- EMIF_A17
P4.2 A10 EMIF_A10/- EMIF_A18
P4.3 A11 EMIF_A11/- EMIF_A19
P4.4 A12 EMIF_A12/- EMIF_A20
P4.5 A13 EMIF_A13/- EMIF_A21
P4.6 A14 EMIF_A14/- EMIF_A22
P4.7 A15 EMIF_A15/- EMIF_A23
P5.0 A0 A0 A8 EMIF_A0/A8/- EMIF_A8
P5.1 A1 A1 A9 EMIF_A1/A9/- EMIF_A9
P5.2 A2 A2 A10 EMIF_A2/A10/- EMIF_A10
P5.3 A3 A3 A11 EMIF_A3/A11/- EMIF_A11
P5.4 A4 A4 A12 EMIF_A4/A12/- EMIF_A12
P5.5 A5 A5 A13 EMIF_A5/A13/- EMIF_A13
P5.6 A6 A6 A14 EMIF_A6/A14/- EMIF_A14
P5.7 A7 A7 A15 EMIF_A7/A15/- EMIF_A15
P6.0 D0 D0 AD0 AD0 EMIF_D0/AD0 EMIF_A0
P6.1 D1 D1 AD1 AD1 EMIF_D1/AD1 EMIF_A1
P6.2 D2 D2 AD2 AD2 EMIF_D2/AD1 EMIF_A2