1/27/15
SigC667x / SigC641x User Guide, Rev B7
Copyright
Signalogic 2012-2014
99 / 109
MCBSP – Test only the serial mode sides of McBSP1 in serial mode
UART – Test only the serial mode sides of McBSP1 in UART mode
GPIO – Test only the GPIO sides of McBSP1
MCBSP_GPIO – Test MCBSP and GPIO modes concurrently
UART_GPIO – Test UART and GPIO modes concurrently
-r<Routing Config>
Routing configuration in FPGA logic. Sets the “PN4-McBSP
Ctrl” register in FPGA #2. Takes a 32 bit value (e.g.
–r0x300
, the default value)
with the following bit definitions:
31-11 Reserved
10
Group B Strobe Trigger Routing
0 = rev 2.4a
1 = rev 2.4b
9
PN4_FSX1_B direction
0 = output to PN4
1 = input from PN4
8
PN4_CLKX1_B direction
0 = output to PN4
1 = input from PN4
2
Group A Strobe Trigger Routing
0 = rev 2.4a
1 = rev 2.4b
1
PN4_FSX1_A direction
0 = output to PN4
1 = input from PN4
0
PN4_CLKX1_A direction
0 = output to PN4
1 = input from PN4
Note revision numbers and signal names (e.g. PN4_FSX1_B) are based on specifications shown
in Figures 6-1 and 6-2, in section 5 below, “pn4Test Theory of Operation”.