Shuttle SDVN-7050, Руководство по обслуживанию

Страница: 38 / 48

38
GPS BOARD - CIRCUIT DIAGRAM
5 5
4 4
3 3
2 2
1 1
D
D
C
C
B
B
A
A
DGND
DGND
DGND
DGND
DGND
DGND VDD_ADC
VDD_CORE
VDD_MEM
VDD_RTC
VDD_ALIVE
VDD_ADC
VDD_RTC
VDD_ALIVE
VDD_MEM
DGND
DGND
VDD_CORE
VDD_IO
DGND
VDD_MEM
VDD_MEM
DGND
DGND
VDD_CORE
EINT16/GPG8
2,9
PWREN
6,10
nBATT_FLT
nRESET
4,5,6
OM0
1
EINT0/GPF0
NAV_ON/OFF
9
EINT6/GPF6
9 EINT7/GPF7
9
EINT8/GPF8
8
EINT0/GPF0
PWRON
7,10
Title Size
Document Number
Rev
Date:
Sheet
of
ᚴ
Ꮂ
ढ
䰇
䗮
⫼
⬉
ᄤ
᳝
䰤
݀
ৌ
1.0
S3C2440
CPU_C
ॳ
⧚
೒
Custom
3
10
Friday, June 06, 2008
Title Size
Document Number
Rev
Date:
Sheet
of
ᚴ
Ꮂ
ढ
䰇
䗮
⫼
⬉
ᄤ
᳝
䰤
݀
ৌ
1.0
S3C2440
CPU_C
ॳ
⧚
೒
Custom
3
10
Friday, June 06, 2008
Title Size
Document Number
Rev
Date:
Sheet
of
ᚴ
Ꮂ
ढ
䰇
䗮
⫼
⬉
ᄤ
᳝
䰤
݀
ৌ
1.0
S3C2440
CPU_C
ॳ
⧚
೒
Custom
3
10
Friday, June 06, 2008
For 100MHz
For 400MHz
For 100MHz
For 100MHz
ܙ⬉Ẕ⌟
103 and 104 should pleace togater
᥻ࠊ⬉ԡ˖
010
C29 103 C29 103
C32 104P C32 104P
C22 104P C22 104P
C41 103 C41 103
L1
BLM18PG601SN1
L1
BLM18PG601SN1 1
2
C24 104P C24 104P
C28 103 C28 103
C38
103
C38
103
U1C
S3C2440A40
U1C
S3C2440A40
nRESET
H16
nRSTOUT/GPA21
N13
EINT0/GPF0
N17
EINT1/GPF1
M16
EINT2/GPF2
L13
EINT3/GPF3
M15
EINT4/GPF4
M17
EINT5/GPF5
L14
EINT6/GPF6
L15
EINT7/GPF7
L16
EINT8/GPG0
N9
EINT9/GPG1
T9
EINT16/GPG8
T10
EINT17/GPG9/nRTS1
M11
EINT18/GPG10/nCTS1
N10
nB ATT _FL T
H14
PW REN
J12
VD D_R TC (3 .3V )
N15
VD DA _A DC (3 .3V )
P14
VD Dal ive (1 .2V )
J17
VD Dal ive (1 .2V )
G4
VD Di ( 1.2 V)
F1
VD Di ( 1.2 V)
F16
VD Di ( 1.2 V)
A16
VD Di ( 1.2 V)
B11
VD Di ( 1.2 V)
A10
VD Di_ MP LL (1. 2V )
N16
VD Di_ UP LL (1. 2V )
M13
VD Dia rm (1 .2V )
U11
VD Dia rm (1 .2V )
T8
VD Dia rm (1 .2V )
T6
VD Dia rm (1 .2V )
U2
VD Dia rm (1 .2V )
U1
VD Dia rm (1 .2V )
L2
VD Dia rm (1 .2V )
J2
VDDMOP (SCLK 66MHz:1.8V,85:2.5V,100:3.3V)
B6
VDDMOP (SCLK 66MHz:1.8V,85:2.5V,100:3.3V)
A9
VDDMOP (SCLK 66MHz:1.8V,85:2.5V,100:3.3V)
B12
VDDMOP (SCLK 66MHz:1.8V,85:2.5V,100:3.3V)
B14
VDDMOP (SCLK 66MHz:1.8V,85:2.5V,100:3.3V)
B16
VDDMOP (SCLK 66MHz:1.8V,85:2.5V,100:3.3V)
F17
VDDMOP (SCLK 66MHz:1.8V,85:2.5V,100:3.3V)
C1
VDDOP (3.3V)
K12
VDDOP (3.3V)
T12
VDDOP (3.3V)
T3
VDDOP (3.3V)
J1
VSSA_ADC
T14
VSSi
F2
VSSi
A3
VSSi
A4
VSSi
B10
VSSi
A12
VSSA_MPLL
R17
VSSA_UPLL
M12
VS Sia rm
H1
VS Sia rm
K1
VS Sia rm
T1
VS Sia rm
T2
VS Sia rm
U4
VS Sia rm
U7
VS Sia rm
U10
VS SMO P
B1
VS SMO P
E2
VS SMO P
D17
VS SMO P
D16
VS SMO P
A15
VS SMO P
B13
VS SMO P
A11
VS SMO P
A7
VS SMO P
A5
VS SO P
N1
VS SO P
U3
VS SO P
U9
VS SO P
U15
VS SO P
G1
VS SO P
H11
CAMPCLK/GPJ8
G5
CAMVSYNC/GPJ9
G7
CAMHREF/GPJ10
G2
CAMCLKOUT/GPJ11
J3
CAMRESET/GPJ12
J4
CAMDATA0/GPJ0
H6
CAMDATA1/GPJ1
G3
CAMDATA2/GPJ2
H5
CAMDATA3/GPJ3
H4
CAMDATA4/GPJ4
H3
CAMDATA5/GPJ5
H7
CAMDATA6/GPJ6
J8
CAMDATA7/GPJ7
H2
VSSi
C17
VSSi
G17
VD Di ( 1.2 V)
A6
VD Di ( 1.2 V)
A1
C35 104P C35 104P
R17 100 K R17 100 K
C14 103 C14 103
C44 104P C44 104P
C21 104P C21 104P
C18 104P C18 104P
C45 103 C45 103
b
e
c
Q1 S9014 b
e
c
Q1 S9014
1
3 2
R16
OPEN
R16
OPEN
C11 103 C11 103
C9 103 C9 103
C31 104P C31 104P
C42 104P C42 104P
C20 104P C20 104P
+
TC1
10uF/10V
+
TC1
10uF/10V
1 2
R14
100K
R14
100K
1
2
R20
27K
R20
27K
C40 104P C40 104P
C15 103 C15 103
C17 104P C17 104P
R19 4K7 R19 4K7
C43 103 C43 103
C34 104P C34 104P
TP3 TP_KEY_PWR TP3 TP_KEY_PWR
1
C16 104P C16 104P
C26 103 C26 103
R35
27K
R35
27K
C30 103 C30 103
C23 104P C23 104P
R66
1K5
R66
1K5
C33 104P C33 104P
R18 47K R18 47K
C13 103 C13 103
C37 104P C37 104P
D1
RB160M-40
D1
RB160M-40
1
2
C25 103 C25 103
C10 103 C10 103
C39 103 C39 103
C36 104P C36 104P
C27 103 C27 103
C46 104P C46 104P
C12 103 C12 103
R15
4K7
R15
4K7
C19 104P C19 104P