33
Chipset Features Setup
Bank x/x DRAM Timing
This value in this field is set by the system board manufacturer, depending on whether
the board has paged DRAMs or EDO DRAMS.
The choice: 70ns, 60ns.
SDRAM Cycle Length
This field allows you to set the SDRAM latency timer.
The Choice: 2, 3.
SDRAM Bank Interleave
This item allows you to set how many banks of SDRAM support in your mainboard.
The Choice: 2 Bank, 4 Bank, Disabled.
DRAM Read Pipeline
This item allows you to set DRAM Read Pipeline function Enabled or Disabled.
Sustained 3T Write
This item allow you to enable or disable direct map write back / write through second-
ary cache.
The Choice: Enabled, Disabled.
Cache Rd+CPU Wt Pipeline
This item allows you to enable/disable the cache timing.
The Choice: Enabled, Disabled.
Read Around Write
This item allows you enable/disable the read around write function (system perfor-
mance timing)
The Choice: Enabled, Disabled.