Sharp LC-32SH25E, Руководство по обслуживанию

Страница: 41 / 113

2008-03-14
LC-32SH25E
41
□
Video bypass (for EU application)
·
TVbypass
·
CVBS Monitor (any AV input)
□
TV audio demodulator
·
Support BTSC / EIA-J / A2 / NICAM / PAL FM /
·
SECAM world-wide formats
·
Standard automatic detection
·
Stereo demodulation, SAP demodulation
·
Mode selection (Main/SAP/Stereo)
□
Audio DAC
·
6 on-chip audio DACs (3-pair) support R/L channel and subwoofer outputs
□
DRAM Controller
·
32-bit DDR1/2 interface
·
Support 8MB to 128 MB DDR DRAM devices
·
Support DDR1-400, DDR1-500, DDR2-667 DDR2-800
□
Audio DSP
·
Support Dolby Digital AC-3 decoding (ATSC)
·
MPEG-1 layer I/II decoding (DVB)
·
Dolby Prologic II
·
Support WMA / HE-AAC / DTS / ADPCM /
·
LPCM
·
Audio output: 7.1ch + 2ch (down mix)
·
Pink noise and white noise generator
·
Equalizer
·
Bass management
·
3D surround processing with virtual surround
·
Audio and video lip synchronization
·
Support reverberation
·
Automatic volume control
·
Support 5-bit (10-channel) main audio I
2
S output interface: each of these channels is up to 24-bit resolution.
·
Support 1-bit (2-channel) aux audio I
2
S output I/F: each of these channels is up to 24-bit resolution.
□
S/PDIF interface
·
One SPDIF input
·
One SPDIF out
□
Digital TV(DVB-T) Demodulator
·
COFDM(Coded Orthogonal Frequency Division Multiplex) channel demodulator for DVB-T receiver
·
ETSI 300 744 & Nordig Unified compliant
·
Excellent performance for SFN(Single Frequency Network) & Indoor reception
·
Support 2K, 8K modes
·
Support QPSK,16,64 QAM constellations
·
1/4,1/8,1/16,1/32 Guard interval
·
Support hierarchical & non-hierarchical modes
·
Accept 6,7,8 MHz channel bandwidth
·
Automatic mode detection
·
Full-digital timing/frequency with wide acquisition range
·
Support triple offset
·
Excellent adjacent Channel interference (ACI) rejection capability
·
Excellent Co-Channel interference(CCI) rejection capability
·
Fast channel lock time
□
Analog TV IF Demodulator
·
Support PAL/SECAM standard
·
Accept IF frequency at 38.25 MHz
·
Full digital AGC control and carrier recovery
□
Peripherals
·
Each of the MT5362CHG/A has one built-in UART with Tx and Rx FIFO. It has hardware flow control and high speed data transferring.
·
The MT5362CHG/A family has three basic serial interfaces; one is for the tuner, one is the master for general purpose, the other is the slave for
HDMI EDID data.
·
Three PWMs
·
While NAND Flash is disabled, the MT5362CHG/A support MS/MS-PRO, SD/MMC, and SDHC card reader.
·
IR blaster and receiver
·
Real-time clock and watchdog controller
·
The MT5362CHG/A includes 2-link USB2.0/1.1 (support external hub) for USB mass storage class device.
·
Built-in uP in standby module
·
SDIO interface (for DSG, WiFi or UWB)
·
Support two serial flash or one serial and one NAND
·
Support five-input low-speed ADC.