BLOCK DIAGRAM DESCRIPTION
ICI 02
(Digital Signal Processor)
No. Pin
Name
Function
1
for
signal
of defect
2
TAI
I
Input terminal for test.
3
PDO
0 The phase comparison output terminal for
external
control.
CLV+
0
terminal for Disc motor control.
13
C L V
-
o
terminal for Disc motor control.
o
terminal of
flag
31
DOUT
o
terminal
of
digital
out
No.
Name
f/O
TEST3
I
pin.
Function
,
R V S S
R - c h
RCHO 0
terminal for R-ch
41 RVDD
R-ch
42
MUTER
o
teninalfor
43
XVDD
supply of crystal oscillation
44
XOUT
o
terminal of crystal oscillation
XIN
I
teninal of crystal oscillation
46
of
crystal oscillation
47
0
terminal for
signal of
46
EFLG
0 Output terminal for correction monitor of Cl, C2,
Double
COIN
I
terminal of command from micro processor
CQCK
I
input for reading sub-cord from SCOUT
RES
I
Reset (turn on L)
1
0 Test pin
16M
0
61
0
Cl
Flag
DOUT
Содержание MCD-Z250F
Страница 10: ...24 27 TAPE MECHANISM TM PR15TN SH ...
Страница 15: ...EXPLODED VIEW TAPE MECHANISM TM54 TM31 T M 3 2 TM33 14 ...
Страница 22: ...SCHEMATIC DIAGRAM TUNER I 1 I L 1 1 I e 21 ...
Страница 23: ...WIRING DIAGRAM TUNER TUNER P W B 22 ...
Страница 24: ...WIRING DIAGRAM CD 23 ...
Страница 26: ...1 CGCK 5 XRST ICI02 LC78622E CN103 __ __ __ __ _ __ __ __ ___ __ _ __ __ _ ___ _ 25 ...
Страница 29: ...WIRING DIAGRAM AMPLIFIER SYSCON y F y y IVOLUME p w B BAlTERY TERMINAL 1 P W B BATTERY TERMINAL 2 P W B 28 ...
Страница 30: ...I I II AMPLIFIER SYSCON P W B AC SOCKET P W B OPEN CLOSE SWITCH P W B R P SWITCH P W B POWER SUPPLY P W B 29 ...
Страница 31: ...SCHEMATIC DIAGRAM SYSCON _ _ _ _ ____ I 1 1 J E 4 i L a L 1 ...
Страница 32: ...WM d AVldSlCl ...