Sanyo DWM-1000, Руководство по обслуживанию

Страница: 34 / 63

- 66 -
IC BLOCK DAIGRAM & DESCRIPTION
IC601 LC866540A (Micro Computer)
- FRONT section -
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100 50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
S48/PG0
S49/PG1
S50/PG2
S51/PG3
P00
P01
P02
P03
VSS2
VDD2
P04
P05
P06
P07
P10/SO0
P11/SI0/SB0
P12/SCK0
P13/SO1
P14/SI1/SB1
P15/SCK1
S19/PC3
S18/PC2
S17/PC1
S16/PC0
VDD3
S15/T15
S14/T14
S13/T13
S12/T12
S11/T11
S10/T10
S9/T9
S8/T8
S7/T7
S6/T6
S5/T5
S4/T4
S3/T3
S2/T2
S1/T1
S47/
PF7
S46/
P
F
6
S45/
PF5
S44/
PF4
S43/
PF3
S42/
PF2
S41/
P
F
1
S40/
PF0
VDD4 S39/PE7 S38/P
E
6
S37/P
E5
S36/P
E4
S35/P
E
3
S34/P
E
2
S33/P
E1
S32/P
E
0
S31/
PD7
S30/
PD6
S29/
P
D
5
S28/
P
D
4
S27/
P
D
3
S26/
PD2
S25/
PD1
S24/
PD0
S23/
P
C
7
S22/
PC6
S21/
PC5
S20/
PC4
VP
P16/BUZ
Z
P17/P
W
M0
P3
0
P3
1
P3
2
P3
3
P3
4
P3
5
P3
6
P3
7
P70/
IN
T
0
RES
XT
1
/P
74
XT
2
/P
7
5
VSS1
CF
1
CF
2
VDD1
P80/
AN
0
P81/
A
N
1
P82/
A
N
2
P83/
AN
3
P84/
A
N
4
P85/
A
N
5
P86/
A
N
6
P87/
A
N
7
P71/I
N
T
1
7
2/I
N
T
2
/T
0
IN
7
2/I
N
T
3/T
0
IN
S0/T
0
Interrupt Control
Standby Control
IR
ROM
PLA
CF
RC
X’tal
Clock
G
e
ne
rator
PC
Base Timer
SIO0
SIO1
Timer 0
Timer 1
ADC
INT0 to 3
Noise Filtter
RAM
128 bytes
Port 1
Port 3
Port 7
High Voltage Output
VFD Controller
Bus Interface ACC
B Register
C Register
PSW
RAR
RAM
Stack Pointer
Watch dog Timer
Port 0
SI0 Automatic
transmission
ALU
Port 8
Pin Name I/O Function Description Pin Name I/O Function Description
VSS1,2 Power pin (-) * 1 S7/T7 to * Output for VFD display controller segment/timing with internal
VDD1,2,3,4 Power pin (+) * 1 S15/T15 pull-down resisitor in common.
VP Power pin (+) for the VFD output pull-down resist * Internal pull-down resistor output
* 8-bit input/output port S16 to S31 * Output for VFD display conroller segment
Input/output port * Other function
* Input for port 0 interrupt S16 ~ S23 : High voltage input port PC0 ~ PC7
* Inout for HOLD release S24 ~ S31 : High voltage input port PD0 ~ PD7
* 15V withstand at N-channel open drain output S32 to S47 * Output for VFD display conroller segment
* 8-bit input/output port * Other function
Input/output can be specified in bit unit S32 ~ S39 : High voltage input port PE0 ~ PC7
* Other pin functions S40 ~ S47 : High voltage I/O port PF0 ~ PD7
P10 : SIO0 data output S48 to S51 * Output for VFD display conroller segment
P11 : SIO0 data input/bus input/output * Other function
P12 : SIO0 clock input/output S48 ~ S51 : High voltage I/O port PG0 ~ PD3
P13 : SIO1 data ouput RES I Reset pin
P14 : SIO1 data input/bus input/output XT1/P74 I * Input pin for 32.768kHz crystal oscillation
P15 : SIO1 clock input/output * Other function
P16 : Buzzer output P74 for input port
P17 : Timer output (PWM0 output) Incase of non use, connect to VDD1
* 8-bit input/output port XT2/P75 O * Output pin for 32.768kHz crystal oscillation
Input/output in bit unit * Other function
* 15V withstand at N-channel open drain output P75 for input port
P70 - P73 I/O * 4-bit input/output port * In case of non use,
P74 - P75 I
Input/output port
At using as oscillator, should be left opened
* 2-bit input port
At using as a port, connect to VDD1
* Other pin functions
CF1 I Input pin for ceramic resonator oscillation
P70 : INT0 input/Hold release/N ch-Tr.
CF2 O Output pin for ceramic resonator oscillation
output for watchdog timer
P71 : INT1 input/ HOLD release input * All of port options (except pull-up resistor of port 0) can be specified in bit unit.
P72 : INT2 input/timer 0 event input
* A state of pins at reset
P73 : INT3 input with noise filter/timer 0 event input
P74 : Input pin XT1 for 32.768kHz crystal resonator oscillation
P75 : Output pin XT2 for 32.768kHz crystal resonator oscillation
P80 - P83 I * 4-bit input/output port
P84 - P87 I/O Input/output in bit unit
* 4-bit input port
* Other function
AD input port (8 port pins)
S0/T0 to S6/T6 O Output for VFD display controller segment/timing in common
O
I/O
I/O
P30 - P37
I/O P00 - P07
I/O P10 -P17