Samsung MAX-870, Руководство по обслуживанию

Страница: 77 / 92

Samsung Electronics 9-18
Block Diagrams
No.
Port Port
Description
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
-
O
I
O
I
-
O
I
O
O
O
O
-
O
O
I
I
-
O
O
-
I
I
O
O
O
I
I
I
O
O
I
O
-
I
I
I
I
I/O
I/O
AVDD1
DPDO
DPFIN
DPFOUT
CNTVOL
AVSS1
DATX
XIN
XOUT
WDCHO
LRCHO
ADATAO
DVSS1
BCKO
C2PO
VREFL2
VREFL1
AVDD2
RCHOUT
LCHOUT
AVSS2
VREFH1
VREFH2
EMPH
LKFS
S0S1
RESET
/ESP
SQCK
SQDT
SQOK
SBCK
SDAT
DVDD1
MUTE
MLT
MDAT
MCK
DB8
DB7
Analog VCC1
Charge pump output for Digital PLL
Filter input for Digital PLL
Filter output for Digital PLL
VCO control voltage for Digital PLL
Analog Ground1
Digital Audio output data
X’tal oscillator input
X’tal oscillator output
Word clock output of 48 bit/Slot (88.2KHz)
Channel clock output of 48 bit/Slot (44.1KHz), 88.2KHz when ESP ON
Serial audio data output of 48 bit/Slot (MSB first), double speed output
when ESP ON
Digital Ground1
Audio data bit clock output of 48 bit/Slot(2.1168MHz), 4.2336MHz when
ESP ON
C2 Pointer for output audio data
Input terminal2 of reference voltage “L”(Floating)
Input terminal2 of reference voltage “L”(GND connection)
Analog VCC2
Right-Channel audio output through D/A converter
Left-Channel audio output through D/A converter
Analog ground2
Input terminal1 of reference voltage “H” (VDD connection)
Input terminal2 of reference voltage “H” (Floating)
Emphasis/Non-Emphasis output, H: Emphasis ON, L: Emphasis OFF
The Lock Status output of frame sync
Output of subcode sync signal(S0+S1)
System reset at “L”
ESP function ON/OFF control(“L”: ESP function ON, “H”: ESP function
OFF)
Clock for output Subcode-Q data
Serial output of Subcode-Q data
The CRC (Cycle Redundancy Check) check result signal output of
Subcode-Q)
Clock for output subcode data
Subcode serial data output
Digital VDD1
Mute control input (“H”: Mute ON)
Latch Signal input from Micom (Schmit Trigger)
Latch Signal input from Micom (Schmit Trigger)
Latch Signal input from Micom (Schmit Trigger)
SRAM data I/O port8 (MSB)
SRAM data I/O port7
9-6 Digital Signal Processor(KS9286) : NIC9286