D
D
R
2
S
D
R
A
M
M
T
4
7
H
1
2
8
M
8
H
Q
(1
G
B
it
)
I
C
4
0
0
/
4
0
1
N
A
N
D
F
la
s
h
(4
G
b
it
)
N
A
N
D
0
4
G
_
B
2
D
N
I
C
1
0
1
D
ig
it
a
l
A
M
P
(N
T
P
7
0
0
0
)
I
C
8
8
0
1
L
L
V
[0
-5
]
·
,
L
C
L
K
·
R
L
V
[0
-5
]
·
,
R
C
L
K
·
N
A
N
D
_
D
A
T
A
[0
:7
]
L
P
F
D
D
R
0
D
a
ta
[0
:1
5
]
D
D
R
2
S
D
R
A
M
M
T
4
7
H
1
2
8
M
8
H
Q
(1
G
B
it
)
I
C
4
0
2
/
4
0
3
D
D
R
0
A
d
d
re
ss
[0
:1
3
]
i
j
t
Z
\
\
]
pj
X
W
W
S
O
E
/P
O
L
/G
S
P
/H
_
C
O
N
V
/O
P
T
_
N
,
…
N
V
M
M
2
4
M
0
1
-H
R
M
N
6
T
P
1
M
b
it
I
C
1
0
2
D
D
R
1
D
a
ta
[0
:1
5
]
D
D
R
1
A
d
d
re
ss
[0
:1
3
]
A
M
P
_
S
C
L
/S
D
A
P
W
M
D
D
R
3
S
D
R
A
M
H
5
T
Q
1
G
6
3
B
F
R
-1
2
C
(1
G
B
it
)
I
C
8
9
0
0
qr
_
[
W
W
Gh
|
k
pv
Gv
|
{
G
z
w
k
pm
qr
X
X
W
X
Gh
|
k
pv
Gv
|
{
G
l
h
y
w
o
v
u
l
S
C
L
2
/S
D
A
2
;
ΚΟ
Κ͞
ͽ
·
͵
΄
ͨ
ͥ
͡
͡
͢͠
P
-G
A
M
M
A
fo
r
M
I
N
I-
L
V
D
S
M
A
X
9
6
6
8
E
T
P
I
C
6
0
1
G
M
A
[8
b
it
]
L
E
V
E
L
S
H
I
F
T
M
A
X
1
7
1
1
9
E
T
I
+
I
C
6
0
2
M
I
N
I
_
L
V
D
S
_
P
O
W
E
R
M
A
X
1
7
1
1
3
I
C
6
0
3
D
P
M
_
A
=
>
E
N
2
M
I
N
I
_
L
V
D
S
_
P
O
W
E
R
T
P
S
6
2
1
1
0
I
C
6
0
0
H
V
D
D
V
D
D
_
L
C
M
V
C
C
_
L
C
M
S
P
D
IF
_
O
U
T
H
P
_
L
/R
O
U
T
I2
S
ͩ
ͩ
͡
͡
͙ͥ
Ρ
ΚΟ
͚
t
z
{
^
Z
^
_
w
O|
y
z
h
Z
P
pj
`
W
W
X
L
V
D
S
_
T
X
_
E
/O
[0
-4
]
ͺͣ
ʹ
ΐ΄
ʹ
ͽ
͠΄
͵
Ͳ
DDR3 Address[0:12]
DDR3 Data[0:15]
L
V
D
S
_
E
/O
_
C
L
K
S
e
ri
a
l
F
la
s
h
W
2
5
X
4
0
V
S
S
I
G
I
C
9
0
0
0
F
R
C
_
S
P
I
΄
ʹ
ͽ
͢
͠΄
͵
Ͳ
͢
D
D
R
2
S
D
R
A
M
M
T
4
7
H
1
2
8
M
8
H
Q
(1
G
B
it
)
I
C
4
0
0
/
4
0
1
D
D
R
0
D
a
ta
[0
:1
5
]
D
D
R
2
S
D
R
A
M
M
T
4
7
H
1
2
8
M
8
H
Q
(1
G
B
it
)
I
C
4
0
2
/
4
0
3
D
D
R
0
A
d
d
re
ss
[0
:1
3
]
D
D
R
1
D
a
ta
[0
:1
5
]
D
D
R
1
A
d
d
re
ss
[0
:1
3
]
B
C
M
H
ig
h
B
lo
c
k
D
ia
g
ra
m
(
O
u
tp
u
t/
A
u
d
io
)
A
M
P
K
A
4
5
5
8
D
I
C
1
1
0
0
H
P
_
L
/R
_
+
/-
A
U
D
IO
O
U
T
j GཱྀGYWXWGsnGlUGpUGhGGU
v GGGGG
snlGpG|Gv
Содержание 32LE5500-SA
Страница 46: ......