QDI B1S/2000, Руководство пользователя

Страница: 29 / 63

Manual BrillianX 1S/2000
26
Overclocking Jumper Setting(JFSB1)
Jumper labeled JFSB1 is located on the mainboard providing users with CPU overclocking
feature. The host bus speed can be set as 100MHz or AUTO select. Refer to the chart
below for the location of these jumpers and the information on how to set them.
If CPU FSB is set as default setting AUTO by jumper JFSB1 , the system detects the CPU
front side bus (66/100MHz) automatically. If CPU FSB is set as 100MHz, the system can run
at 100MHz front side bus even if a processor with 66MHz FSB is installed. However,
whether or not your system can be overclocked depends on your processor’ s capability.
Whether the processor is bus ratio locked or unlocked should also be taken into account.
For bus ratio unlocked processor, this overclocking feature can be implemented by setting
CPU FSB as 100MHz, meanwhile adjusting the bus ratio (Multiplier) lower in “ SpeedEasy
CPU Setup” in AWARD BIOS CMOS Setup. We do not guarantee the overclocking system to
be stable.
Note:
The jumpers JFSB2 and JCLK are located on the mainbord for our next
product . We suggest that the CPU front side bus can be set as overclocking only
by the jumper JFSB1.
Memory Configuration
This mainboard provides three 168 pin 3.3V un-buffered DIMM sockets to support a flexible
memory size ranging from 8MB/384MB for SDRAM or from 8MB/768MB for EDO memory.
Both 66MHz/100MHz SDRAM with SPD and 66MHz EDO DIMMs are supported. The follow-
ing set of rules allows for optimum configurations.
Rules for populating a 440BX memory array:
l
Processors with 100MHz front-side bus should be paired only with 100MHz SDRAM.
Processors with 66MHz front-side bus can be paired with either 66MHz or 100MHz
SDRAM.
l
Using the serial presence detect (SPD) data structure, programmed into an E 2 PROM on
the DIMM, the BIOS can determine the SDRAM’ s size and speed.
l
The DRAM Timing register, which provides the DRAM speed grade control for the entire
memory array, must be programmed to use the timing of the slowest DRAMs installed.
l
Possible SDRAM DIMM memory sizes are 8MB, 16MB, 32MB, 64MB, 128MB in each DIMM
socket.
l
Possible EDO DIMM memory sizes are 8MB, 16MB, 32MB, 64MB, 128MB, 256MB in each
DIMM socket.
JFSB1
JFSB1
CPU FSB 100MHz
CPU FSB AUTO
JFSB1 CPU FSB
CLOSE
OPEN
100MHz FSB
JFSB2
133MHz FSB
66/100MHz
NA
CLOSE
CLOSE
OPEN
JCLK
1-2
1-2
2-3
Installation Instruction