39
VSX-607RDS, VSX-407RDS
BU1923 (FRONT ASSY : IC581)
• Radio Data System (RDS) Demodulation IC
•
Pin Arrangement
•
Block Diagram
•
Pin Function
4
8
7
1
2
3
4
5
6
7
8
RCLK
(NC)
XO
XI
VDD2
VSS2
T1
T2
QUAL
RDATA
VREF
MUX
VDD1
VSS1
VSS3
CMP
16
15
14
13
12
MUX
3
VREF
11
10
9
8 th Switched
Capacitor Filter
120k
Ω
ANALOG
Comparator
Anti-Aliasing
Filter
100k
Ω
100k
Ω
5
VDD1
6
2
VSS1
RDATA
12
VDD2
11
13
14
VSS2
XI
XO
10
9
T1
VSS3
CMP
T2
DIGITAL
CLOCK
TEST
PLL 57kHz
RDS/ARI
PLL
1187.5Hz
BIPHASE
DECODER
1 QUAL
16
RCLK
DEFFERENTIAL
DECODER
.
o
N
e
m
a
N
n
i
P
n
o
i
t
c
n
u
F
.
o
N
e
m
a
N
n
i
P
n
o
i
t
c
n
u
F
1
L
A
U
Q
L
:
a
t
a
d
r
o
r
r
e
,
H
:
a
t
a
d
e
n
i
f
y
t
il
a
u
q
n
o
i
t
a
l
u
d
o
m
e
D
9
2
T
,
k
c
o
l
c
l
a
n
r
e
t
n
i
e
h
t
s
p
o
t
s
:
H
t
u
p
n
i
t
s
e
T
s
t
n
e
m
e
v
o
m
:
n
e
p
o
r
o
L
2
A
T
A
D
R
a
t
a
d
n
o
i
t
a
l
u
d
o
m
e
D
0
1
1
T
.
D
N
G
o
t
t
c
e
n
n
o
c
r
o
n
e
p
O
t
u
p
n
i
t
s
e
T
3
F
E
R
V
)
1
D
D
V
2
/
1
(
y
l
p
p
u
s
r
e
w
o
p
e
c
n
e
r
e
f
e
R
1
1
2
S
S
V
)
V
5
.
5
o
t
V
5
.
4
(
y
l
p
p
u
s
r
e
w
o
p
l
a
t
i
g
i
D
4
X
U
M
t
u
p
n
i
l
a
n
g
i
s
e
t
i
s
o
p
m
o
C
2
1
2
D
D
V
5
1
D
D
V
)
V
5
.
5
o
t
V
5
.
4
(
y
l
p
p
u
s
r
e
w
o
p
g
o
l
a
n
A
3
1
I
X
)
z
H
M
2
3
3
.
4
(
r
o
t
a
n
o
s
e
r
l
a
t
s
y
r
c
e
h
t
t
c
e
n
n
o
C
6
1
S
S
V
4
1
O
X
7
3
S
S
V
5
1
)
C
N
(
n
o
i
t
c
e
n
n
o
c
n
o
N
8
P
M
C
r
o
t
a
r
a
p
m
o
C
6
1
K
L
C
R
)
Z
H
k
5
.
7
8
1
1
(
k
c
o
l
c
n
o
i
t
a
l
u
d
o
m
e
D
Содержание VSX-407RDS
Страница 7: ...7 VSX 607RDS VSX 407RDS ...
Страница 50: ...VSX 607RDS VSX 407RDS 50 A B C D 1 2 3 4 1 2 3 4 7 5 3 PCB DIAGRAM ...
