47
DBR-T210GBS, DBR-T210GBP
DBR-T210GBN
•
Pin Function (5/5)
The teletext clock and data inputs are shared PIO pins, as shown in
Table 15
.
High speed data port pins have a dual function, and can be used either to interface to an external IEEE 1394 link layer
controller or provide an IEEE 1284 parallel port interface.
PIO pins and alternative functions
To improve flexibility and to allow the STi5512 to fit into different set-top box application architectures, the input and
output signals from some of the peripherals are not directly connected to the pins of the device. Instead they are
assigned to the alternative function inputs and outputs of a PIO port bit. This scheme allows these pins to be configured
as general purpose PIO if the associated peripheral input or output is not required in that particular application.
Pin
In/Out
Function
1284Data0-7 / AVData0-7
in/out
IEEE 1284 port data or AV data
1284notSelectIn
in
IEEE 1284 port control signals or AV signals
1284notInit / AVPacketTag3
in
1284notFault / AVPacketTag2
out
1284notAutoFd / AVPacketTag1
in
1284Select / AVPacketTag0
out
1284PError / AVByteClkValid
out, in/out
1284Busy / AVPacketClk
out, in/out
1284notAck / AVByteClk
out
1284notStrobe/AVPacketError
in
Table 13 High-speed data port pins
Pin
In/Out
Function
TDI
in
Test data input
TDO
out
Test data output
TMS
in
Test mode select
TCK
in
Test clock
notTRST
in
Test logic reset
Table 14 TAP pins
Table 17
shows the assignment of the alternative functions to the PIO bits. Parentheses ( ) in the table indicate
suggested or possible pin usages as a PIO, not an alternative function connection.
Port
bit
Alternative function of PIO pins
PIO port 0
PIO port 1
PIO port 2
PIO port 3
PIO port 4
0
ASC0TxD or
Sc1DataOut
SSC0 MTSR
ASC2TxD or
Sc0DataOut
SSC1 MTSR
ASC3TxD
1
ASC0TRxD or
Sc1DataIn
SSC0 MRST
ASC2RxD or
Sc0DataIn
SSC1 MRST
ASC3RxD
2
Sc1ClkGenExtClk
SSC0 SClk
Sc0ClkGenExtClk
SSC1 SClk
TtxtClockIn
3
Sc1Clk
PWMOut0
Sc0Clk
CaptureIn0
1284PeriphLogicH/ASC3 CTS
4
(Sc1RST)
PWMOut1
(Sc0RST)
CaptureIn1
1284HostLogicH/ASC3 RTS
5
(Sc1CmdVcc)
ASC1TxD
(Sc0CmdVcc)
CaptureIn2
Interrupt2
6
(Sc1CmdVpp)
Sc1Dir
ASC1RxD
(Sc0CmdVpp) Sc2Dir CompareOut2
Interrupt3
7
(Sc1Detect)
PWMOut2
(Sc0Detect)
1284InnotOut
TtxtData
Table 15 Alternative function of PIO pins
Содержание DBR-T210GBN
Страница 11: ...DBR T210GBS DBR T210GBP DBR T210GBN 11 A B C D 5 6 7 8 5 6 7 8 A8 9 A9 9 2 9 A ...
Страница 19: ...DBR T210GBS DBR T210GBP DBR T210GBN 19 A B C D 5 6 7 8 5 6 7 8 A8 9 6 9 A ...
Страница 21: ...DBR T210GBS DBR T210GBP DBR T210GBN 21 A B C D 5 6 7 8 5 6 7 8 A 8 9 Modem IC Modular Jack 7 9 A ...
Страница 34: ...DBR T210GBS DBR T210GBP DBR T210GBN 34 A B C D 1 2 3 4 1 2 3 4 A MAIN ASSY A ...
Страница 35: ...DBR T210GBS DBR T210GBP DBR T210GBN 35 A B C D 5 6 7 8 5 6 7 8 A XNP1007 B SIDE B ...