Philips 32PFL7606D, Руководство по обслуживанию

Страница: 71 / 179

Block Diagrams EN 71 Q552.2L LA 9.
2011-Jul-15
back to
div. table
9-6 Block Diagram I
2
C
I²C
PNX 8 5500: MIP S
B02E
DDR B05A
FLA S H B01B
ET S ERVICE B04C
PNX 8 5500: CONTROL
B01E
PNX 8 5500-CONTROL
B01E
PNX 8 5500: S TANDBY
CONTROLER
B02G
HDMI
B04D
HDMI
B01H
TEMP S EN S OR +
HEADPHONE
B01J
TUNER BRAZIL
B01K
TUNER B01F
PNX 8 5500: ANALOG VIDEO B02I
ET S ERVICE B04C
VGA
B01I
VIDEO OUT - LVD S
B06B
DVB S CONNECTOR BOARD
B09A
TEMP S EN S OR
T S 1
1F52
7 S 00
PNX 8 55 3 7EB
PNX 8 55 3 7
S DA- SS B
S CL- SS B
C25
C26
1_ S DA
1_ S CL
AC2 3
AC24
MC_ S DA
MC_ S CL
B25
A24
3 _ S DA
3 _ S CL
S DA-UP-MIP S
S CL-UP-MIP S
CONTROL
S TANDBY
1
3
DEBUG
ONLY
19110_004_110 3 09.ep s
110 3 21
RE S 3 F6 3
3 F62
5 6
7F5 8
M24C64
EEPROM
(NVM)
3
F60
3
F59
TUN-P7
TUN-P6
S DA-TUNER
S CL-TUNER
7 6
1T01
TH2627
MAIN
TUNER
3S 60
3S 61
3 F75
3 F76
5 3 54
7EC1
S II92 8 7B
S II91 8 7A
HDMI
MUX
3
EC5
3
EC
3
HDMI
CONNECTOR 3
HDMI
CONNECTOR 2
1P04
16
15
29
3 0
1P0 3
16
15
33
3 4
1P02
16
15
3 9
40
HDMI
CONNECTOR
S IDE
1P05
16
15
3
FBF-2
3
FBF-1
DIN-5V
4 3
44
47
4 8
Y25
Y26
Y2 3
Y24
GPIO_2
GPIO_ 3
DDCA- S DA
DDCA- S CL
ARX-DDC- S DA
ARX-DDC- S CL
BRX-DDC- S DA
BRX-DDC- S CL
CRX-DDC- S DA
CRX-DDC- S CL
DRX-DDC- S DA
DRX-DDC- S CL
1 2
7FD1
LM75BDP
TEMP
S EN S OR
3
FD
3
3
FD4
46 45
7FE0
TC90517FG
DEMODULATOR
3
FE9
3
FE
8
3S 56
3S 57
3S 2F
3S 2G
3S 5Y
3S 5Z
3S
6D
3S
6E
+ 3 V 3
3S
69
3S
6A
+ 3 V 3
3S
6V
3S
6W
+ 3 V 3 - S TANDBY
3S8
1
3S8
0
+ 3 V 3
3S83 3S8
4
+ 3 V 3
3S
6F
3S
6G
+ 3 V 3
AD25
AD24
1E05
12
15
VGA- S DA-EDID-HDMI
VGA- S CL-EDID-HDMI
VGA- S DA-EDID
VGA- S CL-EDID
3
FC1
3
FC2
+5V-VGA
9FC2
9FC4
9FC1
9FC 3
RE S
RE S
3S 5V-1
3S 5V- 3
3
EC1-1
3
EC1-
3
AIN-5V
3
ECA-1
3
ECA-2
BIN-5V
3
ECA-
3
3
ECA-4
CIN-5V
3
ECP-
3
3
ECP-1
+5V-EDID
3
ECU-2
3
ECU-4
+ 3 V 3
B24
Y5
Y6
AB4
AC1
AA 3
11
10
9
8
7
A2 3
4_ S DA
4_ S CL
AE21
AF21
P 3 _0
P 3 _1
1
6
10
11
5
15
VGA
CONNECTOR
RXD1-MIP S
TXD1-MIP S
W21
W22
GPIO_2
GPIO_ 3
RXD2-MIP S
TXD2-MIP S
UART
S ERVICE
CONNECTOR
1E06
3
2
1
3 E5 3 - 3
3 E5 3 -1
3 E5 3 -4
3 E5 3 -2
1F51
1
3
B02E
B02G
MEMORY
B02B
FLA S H
B02A
ANALOGUE
VIDEO
VGA_EDID_ S DA
VGA_EDID_ S CL
B02I
B02C
ERR
3 5
ERR
15
ERR
5 3
4
5
S DA-BL
S CL-BL
S DA-TEMP1
S CL-TEMP1
LVD S
CONNECTOR
Pro g rammable via U S B
1G51
50
49
S DA-DI S P
S CL-DI S P
3 C 83
3 C 8 1
3S
67
3S
65
3S
6
8
3S
66
+ 3 V 3
B26
A25
2_ S DA
2_ S CL
S DA- S ET
S CL- S ET
3S 5 8
3S 5W
3S
6B
3S
6C
+ 3 V 3
3S
1G
3S
1H
+ 3 V 3 - S TANDBY
RE S
7
8
9 S 1 3
9 S 10
3 G2W
3 G2Y
uP
LEVEL S HIFTED
FOR DEBUG
U S E ONLY
RXD-UP
TXD-UP
3 F65
3 F64
2 1
7 S 01
PCA9540B
2 CHAN.
MULTIPLEX.
ERR
24
ERR
3 4
ERR
2 3
ERR
42
1 2
7104
LM75ADP
TEMP
S EN S OR
9 S 12
9 S 11
7E10
LAN
8 710A-EZK
ETH-RXD(0)
ETH-RXD( 3 )
ETH-RXCLK
ETH-RXD(1)
ETH-RXD(2)
AA1
AA4
AB1
AB2
AA2
22
2 3
24
25
20
ETH-TXD(0)
ETH-TXD( 3 )
ETH-TXCLK
ETH-TXD(1)
ETH-TXD(2)
RXD_0
RXD_1
RXD_2
RXD_ 3
RXCLK
TXD_0
TXD_1
TXD_2
TXD_ 3
TXCLK
XIO_D
DQ
A
ETHERNET
DDC_A_ S DA
DDC_A_ S CL
HDMI_DV
HDMI
CONNECTOR 1
ETHERNET
CONNECTOR
RJ45
RE S
S DRAM
12 8 Mx 8
7B01
H5P
S 1G 83 EFR
S DRAM
12 8 Mx 8
7B02
H5P
S 1G 83 EFR
FLA S H
(4Gx16)
S DRAM
12 8 Mx 8
7B0 3
H5P S 1G 83 EFR
S DRAM
12 8 Mx 8
7B00
H5P
S 1G 83 EFR
DDR2-D(0- 3 1)
XIO-D(00-07)
D(24-
3
1)
D(16-2
3
)
D(
8
-15)
D(0-7)
DDR2-A(0-1 3 )
19
1
1
8
2
19
1
1
8
2
19
1
1
8
2
19
1
1
8
2
S PI_CLK
S PI_C S B
S PI_ S DO
S PI_ S DI
P6_5
7F52
M25P05-AVMN6P
FLA S H
512K
8
+ 3 V 3 - S TANDBY VCC
6 PNX- S PI-CLK AF24
3 PNX- S PI-WPn AE22
1 PNX- S PI-C S Bn AF2 3
5
PNX- S PI- S DO
AE2 3
2 PNX- S PI- S DI AF25
7F20
H27U4G
8 F2DTR
ERR
1 3
ERR
1 8
ERR
14
ERR
64
S TANDBY
S W
MAIN
S W
MAIN NVM
S W
EDID
S W
S W
RE S
1M71 1T02
3 3
1 1
3 124
3 12 3
OPTIONAL