EN 86
L11M1.1L LA
10.
Circuit Diagrams and PWB Layouts
2011-Jun-24
back to
div. table
10-14 B06 313912365231
Analog I/O - Headphone
191
3
1_011_110615.ep
s
110615
An
a
log I/O - He
a
dphone
B06A
B06A
2011-04-1
8
1
3
1
3
9 12
3
652
3
PCB
S
B
SS
B
BERLINALE BRZ DIG
VIA
GND_H
S
VO
IN-
VDD
1
S
HUTDOWN
BYPA
SS
2
GND
2
1
RIGHT
LEFT
HEADPHONE
RE
S
ERVED
FA0
3
IA04
FA07
RE
S
3
A19
10K
8
10
11
1
7
3
4
9
2
6
5
7A00
TPA6111A2DGN
AMPLIFIER
Φ
RE
S
RE
S
3
A04
1R0
1n0
2A01
RE
S
RE
S
1R0
IA00
3
A0
3
RE
S
2A09
100
u
4V
M
S
J-0
3
5-12D-B-AG-PBT-BRF
RE
S
1A01
2
1
3
2A11
RE
S
2A05
1
u
0
RE
S
47n
22K
RE
S
3
A10
3
A16
RE
S
10K
RE
S
33
R
3
A1
3
RE
S
RE
S
3
A1
8
10K
1n0
1n0
2A12
RE
S
2A1
3
33
R
3
A12
RE
S
3
A11
10K
RE
S
33
R
RE
S 3
A17
RE
S
3
A09
22K
FA0
8
4V
100
u
2A06
RE
S
33
R
3
A14
RE
S
3
A15
RE
S
RE
S
10K
RE
S
4A0
3
FA09
4A02
IA10
6A00
RE
S
PE
S
D5V0
S
1BA
FA02
IA0
3
FA06
IA02
1
u
0
1
u
0
2A07
RE
S
IA0
8
2A0
8
RE
S
2A02
RE
S
1n0
1A02
RE
S
RE
S
1A0
3
IA09
47n
2A04
RE
S
RE
S
1
u
0
2A10
PE
S
D5V0
S
1BA
RE
S
+
3
V
3
_
S
W
6A01
FA04
IA01
HPOUTR
HPOUTL
HP_ROUT
HP_LOUT
RE
S
ET_AUDIO
HP_ROUT
HP_LOUT
PB
S
_HPR
PB
S
_HPL