Panasonic TH-37PWD8BK, Руководство по обслуживанию

Страница: 89 / 173

15.27. D-Board Block Diagram
G
G
SD
A2
SD
A1
SOUND_MUTE
CABLE_DET
SCL3
SDA2
SCL2
SCL1
PO
WER_ST
A
T
SOUND_MUTE
TXD_PC
SD
A3
SD
A3
SL0
SCL3
CEL2
SD
A2
TMS
SL2
SC_SOS2
KEY_INPUT
SCL2
DR
VRST
TDO
SD
A1
IIC_CONT
DPMS_HD
SD
A3
5VRXD_TU
RXD_PC
SL1
CSL
TXD_PC
DR
VRST
DRVRST
NRST
DPMS_VD
TDI
TCK
B(M)
CMH
SD
A2
IIC_CONT
DR
VRST_5V
DRVRST_5V
CPH
IIC_CONT
ODED
SDA2
SDA1
ALL_OFF
CLRD
RXD_PC
CLK2
SCL1
TV_ON/OFF
DPMS_VD
SID
PCD2
R
TC_INT
SCL3
5VTXD_TU
TXD_TU
VD(M)
PS_SOS
CEL
DPMS_HD
LED
TDO
IIC_CONT
NRST
SD
A3
STB_ON
CLK0
SL0
5VTXD_TU
STB_ON
IIC_INT
SCL2
CLK1
TMS
5VRXD_TU
TV_ON/OFF
STB_ON
SD
A2
CLRD
SL2
LED_G
LED_R
ODED
CLK
LED_R
TDI
PCD1
SL1
LED
TCK
UEH
CSH
G(M)
SCL2
USL
SCSU
SCL2
DR
VRST_5V
NRST
USH
R(M)
SIU
SC_SOS7
UML
SC_SOS2
SCL3
RXD_TU
SCL2
SD
A2
UMH
SCL1
LED_G
LED_G
KEY_INPUT
ALL_OFF
CLK3
SD
A1
CML
NUEL
TXD_PC
LED_R
RTC_INT
PS_SOS
SCL1
HD(M)
IIC_INT
CEH SC_SOS7
SCL2
CABLE_DET
POWER_STAT
CL
RXD_PC
P5V
STB3.3V
IC9954
R9824
1.2V
R9873
Q9708
G
D
S
3.3V
L5VDD3.3V
R9819
2.5V
1.2V
3.3V
Q9706
R9811
STB+3.3V
D9713
R9815
R9825
P5V
STB+5V
R9823
P+5V
D9711
STB+3.3V
Q9711
R9818
P+5V
1.5V
FL9601
1
2
3
3.3V
IC9002
STB3.3V
P+5V
3.3V
IC9955
3.3V
Q9704
Q9705
STB5V
R9817
P+5V
P+5V
R9843
R9813
3.3V
Q9707
STB+5V
D9712
2.5V
P12V
3.3V
STB+3.3V
R9821
R9822
1.5V
R9812
IC9605
P5V
R9820
P+5V
STB+5V_M
P+3.3V
Q9702
Q9703
STB3.3V
STB+5V
3.3V
R9816
1.5V
P+5V
3.3V
R9814
3.3V
L5VDD3.3V
STB3.3V
STB3.3V
2.5V
2.5V
STB5V
P+5V
P+12V
CLK7
XRESET
CLK6
S
D
ATA
3
SC_SOS2
18
TRST
FLASH MEMORY ACCESS
SOUND MUTE
CONFIGRATION
TAP CONTROLLER
VCC
2.5V
29
2
SUB VIDEO
36
OSD_HD0/VD0
3.3V 5V
P+12V
SELECTOR
Q9303
B/PB(M)
CPH
A01
IC9601
23
5
OSD_CLK
G/Y(M)
29
HD(M)
91
FLASH
RXC+(S)
HD,VD
DC1-12
84
14
RX2-(M)
DA1-12
17
SUS DATA 6bit
HD,VD
116
16
STB ON R
TC INT
DB1-12
HD,VD,CLP
SUSTAIN
RX2+(M)
IICBUS
TXC-(S)
TXC+(S)
TX0 3-(S)
27
S CLOCK3
IC9102
CONFIG_SEL1
CEL2
IC9153
CLK
ALL_OFF
SID
9
SC_SOS2
2
13
TRST
RX1-(S)
PO
WER ST
A
T
US
CSL
20
RST
TRST
52
7
45
6
D11-D16
LEVEL CONVERTER
RX3+(M)
SCKREF
CLK
STB5V
16
17
REFCK
CLP
TDI
SEPA
RX3+(S)
CEL
TXD
3.3V 5V
HSYNC
RXC-(S)
8-bit
ADC
RXC+(M)
13
SS_SOS9
PGA
HD_S,VD_S
4
RX2-(M)
HD,VD,CLK
+3.3V
9
R,G,B
IC9714
IC9715
11
REMOCON OUT
8
3.3V
RX2+(M)
SCSU
TO J3
IC9703
CLK(CLK0-CLK3)
14
MCKREF
TDO_PROM
IC9500
10
20
RX1+(M)
4
OCK
TDI
MAIN VIDEO
18
RX1+(S)
+1.5V
CML
VCC
94
IIC_CONT
RXC+(S)
X9501
1
2
TCK
LED_R
Block
Loop
11
STB+5V
A
9
TMS
6
DPMS HD
21
B
VDD
TX0 3+(M)
41
D32
PARALLEL
DPMS_HD
21
16
CLK
40
30
HSYNC
RXC-(M)
OSD_HD0/VD0
TXC-(M)
17
24bit
S CLOCK1
RX2-(S)
9
AD20
LED_G
RX0-(S)
DATA
RESET
DRVRST
20
P+1.5V SOS
R,G,B
2
JTAG
STB+5V
8
P+3.3V SOS
SS_SOS9
CLK
21
D71-D76
TRST
6
CLK
IIC
RESET
TRST
DC2-12
2
MAIN_VIDEO
RX0-(M)
LED_G
2
DATA
DA1-12
107
32
24bit
5V 3.3V
CPU,FPGA
6
RX3-(S)
34
D25
106
8
INTERFACE
TDO
CLK9
D41-D46
NRST
15
CLK8
IC9103
CONT.
NRST
+3.3V
CLK3
RXD_PC
DR
VRST
RX3-(M)
IC9303
85
REMOCON IN
5
RX0+(M)
105
+5VDET
TO J1
95
CLK
VOLTAGE
96
4
REMOCON INH
TO J5/J6
OSD0
LVDS RECEIVER
OSD_YM,YS
NRST
42
KEY_INPUT
OSD15
87
17
OSD0-15
22
20
RESET
PLASMA AI
POWER_STATUS
TMS
20
NRST
DPMS_VD
VOUT
STB3.3V
VD(M)
54
TCK
D21-D26
VD
VSYNC
NRST
D31-D36
NRST
R/PR(M)
3.3V
1 12
1.5V
38
1
97
15
RXD_TU
TO C21
57
37
5
DATA TIMING 8bit
OSD_YM
F_STBY_ON
SOS
29
S CLOCK3
25
SCAN
24bit
R,G,B
REMOCON
REMOCON OUT
+5V
52
HD,VD,CLK
DO
Q9302
P+5V
23
S_SCL1
58
125
RX3+(S)
102
IC9203
FPGA PROM
DPMS VD
OSD_CLK
SOUND_MUTE
FOR
NRST
59
S_SD
A1
RXC-(S)
21
TDI
RST
145
IC9602,9603
VCC
TTL
RXC+(M)
4Mbit
11
4
TDO
(D0A D13C)
4
OSD_VD0
A18
48
5
RESET
OSD_YS
146
OSDKXI
48
55
RXD_PC
53
12
DTCLK
47
64Mbit SDRAM
IIC_INT
A20
32MFLASHMSB
93
13
D3
DISCHARGE VOLTAGE CONTROL
7
S_SCL2
TDO_PR
OM
17
TV_ON/OFF
56
DCK
18bit
RTC_INT
51
FLASH MEMORY
CLK1
TDI
1
24bit
86
50
RST
10
10
RX0-(S)
42bit
TMS
CLK4
HD,VD,CLK
88
P+12V
RX1+(S)
TRST
39
31
CABLE_DET
PANEL_MAIN_ON
S CLOCK2
IIC
36
TO P25
7
BUS
5
8
Y
44
55
IC9711
3.3V
3
28 19
8bit A/D CONVERTER
TMS
(D8A D13C)
108
CLK
S
D
ATA
1
TDO
11
(D0A D8C)
D5
24
RXD_TU
IC9154
TDO
S
D
ATA
3
RX1-(M)
18
TXD_TU
16
P+12V SOS
46
RX1-(M)
9
17
OSDHD
109
S_SD
A2
RX3-(M)
CONFIG_SEL0
110
44
HD,VD,CLK
2.5V
TXD_PC
62
P+3.3V SOS
D4
3
3
TXD_TU
19
46
VDD
17
RESET
49
2.5V 3.3V
IC9713
RX3+(M)
IC9702
CLAMP
XRST
64k
CEH
92
SCAN DATA 13bit
IIC SWITCH
IC9031
RX0+(M)
S
D
ATA
2
18
2
FPGA
IC9701
IC9151,9152
IC9953
RX2+(S)
TO SC20
HD
OSD_HD0
D31
IC9101
LED_R
IICBUS
12
RX0+(S)
8
26
51
CMH
OSD_HDIN
6
Q9301
RESET
CONT.
IIC
P+5V
3.3V 5V
14
IC9001
EEPROM
1.2V
STB+3.3V
STB 3.3V
35
TCK
9
CLAMP
IIC_CONT
TDO
CONFIG_SEL2
D15
S_SCL3
DB2-12
CLK
IIC CONT
D00
MCU
ROM
AD18-20
HD_M,VD_M
CL
TX0 3-(M)
AD18-20
CABLE DET
FLASH MEMORY
TCK
ROM
AD18,19
TO C11
SC_SOS7
TMS
VIDEO DATA
RXD
127
TXC+(M)
23
CONT.
RX2+(S)
144
5V 3.3V
RX0+(S)
VDD
7
S CLOCK1
IC9201
CLKM_IN
RX0-(M)
+2.5V
P+3.3V SOS:LED 3TIMES
117
+1.2V
PS_SOS
VDD
158
104
HD,VD
S_SD
A3
KEY_SW
VSYNC
VDD
7
SYNC SIGNAL CONTROL
2.5V 3.3V
103
9
3.3V
12
PS_SOS
VDD
STB_ON
3.3V
8
CLK
2
TCK
P+3.3V SOS
112
P+5V
IC9951
19
DIN/O
1
Q9951-Q9953
D20
12
SYNC
RGB
CSH
SIU
2
P+5V
TXD_PC
VCC
VCC
CLKOUT
VCC
6
D1
4
1
IICBUS
VCCENT
20MHz
RX3-(S)
18
VCC
RX1-(S)
27
D51-D56
RXC-(M)
60
FLASH ROM
IC9952
5V 3.3V
5
D61-D66
SC_SOS7
RX1+(M)
D10
ALL_OFF
ROM
RX2-(S)
TX0 3+(S)
6
TMS
IIC_INT
PICTURE
TV_ON/OFF
4
TCK
S
D
ATA
1
IC9704
TTL S/P FPGA
VIDEO DATA
VIDEO DATA
PPL SYNTHESIZER
CONTROL
DISCHARGE
SYNC SIGNAL
CONTROL
P+5V SOS
FACTORY USE
ODED
CLRD
PCD2
LED
CLK3
CLK2
DRV_RST
P+5V
P+5V
ODED
CLK1
CLK0
CLRD
PCD1
LED
SS_SOS9
NUEL
UMH
UML
USH
USL
UEH
DRV_RST
P+5V
P+5V
+5VDET
LEVEL CONVERTER
LEVEL CONVERTER
LEVEL CONVERTER
LEVEL CONVERTER
LVDS
Signaling
Differential
RECEIVER
Low
Voltage
D
SUB-FIELD PROCESSOR
DIGITAL SIGNAL PROCESSOR
FORMAT CONVERTER,
PlASMA AI
TIMING
PROCESSOR
DATA
SUB-FIELD
PLASMA AI
OUTPUT
CONVERTER
I/P,FORMAT
PROCESSING
DRIVER
SIGNAL
DIGITAL
PICTURE
IMPROVER
CONTROL
FOR
FACTORY USE
SUB-FIELD PROCESSOR
FORMAT CONVERTER
SIGNAL PROCESSOR
IIC
CONT.
LEVEL CONVERTER
LEVEL CONVERTER
SOS BLINKING TIMES
P+5V SOS:LED 4TIMES
OR GATE
TH-37/42PWD8 SERIES
D-Board Block Diagram TH-37/42PWD8 SERIES
D-Board Block Diagram
TH-37PWD8BK
89