Panasonic SDR-H85EC, Руководство по обслуживанию

Страница: 61 / 101

S-48
INITIAL/LOGO ABBREVIATIONS
CLX Shift Clock for X Direction (LCD Panel)
CLY Shift Clock for Y Direction (LCD Panel)
CLY TFT Y-axis Transmission Clock
CMEMO0-3 Chroma Memory Output Signal
CMIX Character Mix
CMO Chrominance Memory Output
CMODE Camera Mode
CNCLK Clock
CNR Chrominance Noise Reduction
CNT, CONT Control
CO Control Out
CO0-7 Chrominance Output (Digital)
COFTR Cap. OFF Track
COM Common
COM RDY Serial Enable Signal
COM RDY Serial Transmission Enable
COMB Comb Filter
COMPC Position Detection Pulse
COS EQ Cosin Equalizer
CP Clamp Pulse
CP ON Camera Power ON
CP2, 20 Clamp Pulse
CP2A, CP2O Encoder Clamp Pulse
CPA CPU Address
CPCS CPU Chip Select
CPDT CPU Data
CPN Component Signal
CPOB Clamp Pulse for Optical Blanking
CPRD CPU Read Enable
CPS Composite Signal
CPUADR CPU Address Latch
CPUADT CPU Address Data Bus
CPUIRQ CPU Interrupt Request
CPV Gate Scan Clock
CPWR CPU Write Enable
CR OUT Pre Apature Out
CR POW SW Camera Remote Power ON Switch
CRA Aperture Gain Control
CRA Pre Apature Gain Control
CRST Camera Reset
CS Chip Select
CS 0-7 Chrominance Signal Out
CSEL Clock Phase Select
CSI 0-7 Chrominance Signal In
CSYNCIN Composite Sync In
CSYNCOUT Composite Sync Out
CTSW Crosstalk Switch
CURR Current
CW Clockwise
D D CLK Digital Clock
D MODE Digital Mode Switch Signal
D01-03 Zoom 01-03
DA UV SEL D/A Convertor U/V Select