![Panasonic SA-AK500PC Скачать руководство пользователя страница 132](http://html1.mh-extra.com/html/panasonic/sa-ak500pc/sa-ak500pc_service-manual_4017058132.webp)
file:///D|/Documentos/Manolo/Service/Panasonic/Manuales/Audio/SA-AK500P_SA-AK500PC/SVC/s1402000000.html[17/03/2009 01:02:23 p.m.]
42
DSLF2
O
Tracking Offset alignment output/DSL Balance Output (DA Output)
43
WVEL
O
N.C.
44
ARF
I
RF signal input
45
IREF
I
Reference current input
46
DRF
I
DSL bias terminal (Not used, open)
47
DSLF
I/O DSL loop filter terminal
48
PLLF
I/O PLL loop filter terminal
49
VCOF
I/O VCO loop filter terminal
50
AVDD2
I
Power supply input (for analog circuit)
51
AVSS2
I
GND (for analog circuit)
52
EFM
-
EFM signal output
53
PCK
-
PLL extraction clock output (fPCK = 4.321 MHz during normal playback)
54
VCOF2
I/O VCO Loop filter for 33.8688 MHz conversation terminal for 16.9344 MHz crystal mode, must use other circuit
55
SUBC
O
Sub-code serial data output
56
SBCK
I
Clock input for sub-code serial data
57
VSS
I
GND
58
X1 IN
I
Crystal oscillating circuit input (f = 16.9344MHz)
59
X2 OUT
O
Crystal oscillating circuit input (f = 16.9344 MHz)
60
VDD
I
Power supply input (for oscillating circuit)
61
BYTCK
-
Byte clock output
62
/CLDCK
-
Sub-code frame clock signal output (fCLDCK = 7.35 kHz during normal playback)
63
FCLK
-
Crystal frame clock signal output (fCLK = 7.35 kHz, double = 14.7 kHz)
64
IPFLAG
-
Interpolation flag output (“H” : Interpolation)
65
FLAG
-
Flag output
66
CLVS
-
Spindle servo phase synchronizing signal output ("H" : CLV, "L" : rough servo)
67
CRC
-
Sub-code CRC checked output (“H’ :OK, “L” :NG)
68
DEMPH
-
De-emphassis ON signal output (“H” :ON)
69
RESY
-
Frame re-synchronizing signal output
70
IOSEL
I
Mode Switching Terminal
71
/TEST
I
Test input
72
AVDD1
I
Power supply input (for analog circuit)
73
OUTL
O
Left channel audio signal output
74
AVSS1
I
GND
75
OUTR
O
Right channel audio signal output
76
RSEL
I
RF signal polarity assignment input (at "H" level, RSEL="H", at "L" level, RESL="L")
77
IOVOD
I
5V supply input
78
PSEL
I
Test terminal (connected to Gnd)
79
MSEL
I
SMCK oscillating frequency designation input (“L”:4.2336 MHz, “H”:8.4672 MHz)
80
SSEL
I
SUBQ output mode select (“H”:Q-code buffer mode)
Содержание SA-AK500PC
Страница 1: ......
Страница 2: ......
Страница 3: ......
Страница 4: ......
Страница 5: ......
Страница 6: ......
Страница 7: ......
Страница 8: ......
Страница 9: ......
Страница 11: ......
Страница 12: ......
Страница 13: ......
Страница 14: ......
Страница 15: ......
Страница 16: ......
Страница 17: ......
Страница 26: ......
Страница 27: ......
Страница 28: ......
Страница 29: ......
Страница 30: ......
Страница 31: ......
Страница 32: ......
Страница 33: ......
Страница 34: ......
Страница 35: ......
Страница 36: ......
Страница 37: ......
Страница 38: ......
Страница 39: ......
Страница 40: ......
Страница 41: ......
Страница 42: ......
Страница 43: ......
Страница 44: ......
Страница 45: ......
Страница 46: ......
Страница 47: ......
Страница 48: ......
Страница 49: ......
Страница 54: ......
Страница 55: ......
Страница 61: ...A B C D E F G 1 2 3 4 5 6 7 8 9 MP3 Module P C B REP3122A T SIDE A SIDE B ...
Страница 68: ......
Страница 69: ......
Страница 72: ......
Страница 73: ......
Страница 74: ......
Страница 76: ......
Страница 207: ......
Страница 208: ......
Страница 209: ......
Страница 210: ......
Страница 211: ......
Страница 212: ......
Страница 213: ......
Страница 214: ......
Страница 215: ......
Страница 219: ......
Страница 220: ......
Страница 221: ......
Страница 222: ......
Страница 223: ......
Страница 224: ......
Страница 225: ......
Страница 226: ......
Страница 227: ......
Страница 229: ......