Panasonic DMR-EH65EC, Руководство по обслуживанию

Страница: 65 / 181

INITIAL/LOGO ABBREVIATIONS
L LDON
LPC
LRCK
LASER DIODE CONTROL
LASER POWER CONTROL
L CH/R CH DISTINCTION
CLOCK
M MA0~UP
MCK
MCKI
MCLK
MDATA
MDQ0~UP
MDQM
MLD
MPEG
MEMORY ADDRESS
MEMORY CLOCK
MEMORY CLOCK INPUT
MEMORY SERIAL COMMAND
CLOCK
MEMORY SERIAL COMMAND
DATA
MEMORY DATA INPUT/OUTPUT
MEMORY DATA I/O MASK
MEMORY SERIAL COMMAND
LOAD
MOVING PICTURE EXPERTS
GROUP
O ODC
OFTR
OSCI
OSCO
OSD
OPTICAL DISC CONTROLLER
OFF TRACKING
OSCILLATOR INPUT
OSCILLATOR OUTPUT
ON SCREEN DISPLAY
P P1~UP
PCD
PCK
PDVD
PEAK
PLLCLKPLLOK
PWMCTL
PWMDA
PWMOA, B
PORT
CD TRACKING PHASE
DIFFERENCE
PLL CLOCK
DVD TRACKING PHASE
DIFFERENCE
CAP. FOR PEAK HOLD
CHANNEL PLL CLOCK
PLL LOCK
PWM OUTPUT CONTROL
PULSE WAVE MOTOR DRIVE A
PULSE WAVE MOTOR OUT A, B
R RE
RFENV
RFO
RS
RSEL
RST
RSV
READ ENABLE
RF ENVELOPE
RF PHASE DIFFERENCE
OUTPUT
(CD-ROM) REGISTER SELECT
RF POLARITY SELECT
RESET
RESERVE
INITIAL/LOGO ABBREVIATIONS
S SBI0, 1
SBO0
SBT0, 1
SCK
SCKR
SCL
SCLK
SDA
SEG0~UP
SELCLK
SEN
SIN1, 2
SOUT1, 2
SPDI
SPDO
SPEN
SPRCLK
SPWCLK
SQCK
SQCX
SRDATA
SRMADR
SRMDT0~7
SS
STAT
STCLK
STD0~UP
STENABLE
STSEL
STVALID
SUBC
SBCK
SUBQ
SYSCLK
SERIAL DATA INPUT
SERIAL DATA OUTPUT
SERIAL CLOCK
SERIAL DATA CLOCK
AUDIO SERIAL CLOCK
RECEIVER
SERIAL CLOCK
SERIAL CLOCK
SERIAL DATA
FL SEGMENT OUTPUT
SELECT CLOCK
SERIAL PORT ENABLE
SERIAL DATA IN
SERIAL DATA OUT
SERIAL PORT DATA INPUT
SERIAL PORT DATA OUTPUT
SERIAL PORT R/W ENABLE
SERIAL PORT READ CLOCK
SERIAL PORT WRITE CLOCK
SUB CODE Q CLOCK
SUB CODE Q DATA READ
CLOCK
SERIAL DATA
SRAM ADDRESS BUS
SRAM DATA BUS 0~7
START/STOP
STATUS
STREAM DATA CLOCK
STREAM DATA
STREAM DATA INPUT ENABLE
STREAM DATA POLARITY
SELECT
STREAM DATA VALIDITY
SUB CODE SERIAL
SUB CODE CLOCK
SUB CODE Q DATA
SYSTEM CLOCK
65