Onkyo TX-SR604, Руководство по обслуживанию

Страница: 98 / 112

TX-SR604/604E/8460
Program/Data
RAM
192K Bytes
192
256
Program/Data
ROM Page1
256K Bytes
256
256
256K Bytes
ROM Page3
Program/Data
Program/Data
ROM Page2
256K Bytes
32 32
DMP PMP
CSP 32
256
Program
Cache
32K Bytes
64
D1
Data
R/W
R/W
Data
D2
64
256
Program
Fetch INT I/O
C67x+ CPU
Memory
Controller
32
HighœPerformance
Crossbar Switch
32
McASP DMA Bus
JTAG EMU
32
32
32
32
32
32
32
Peripheral Configuration Bus
EMIF
32
Events
In
32
MAX1 MAX0
32
CONTROL
32
Interrupts
Out
I/O
dMAX
McASP0
16 Serializers
McASP1
6 Serializers
McASP2
2 Serializers
DIT Only
SPI1
SPI0
I2C1
I2C0
RTI 32
PLL
32
32
32
32
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -38
Q201 : TMS320DA707 (32 bit Floating-Point Digital Signal Processor)
BLOCK DIAGRAM