NB3x6x1xxG16QFNEVK
www.onsemi.com
6
SEL
: Pin is used to select between the available four output configurations that can be stored in devices OTP memory.
Main board: SEL0=J27, SEL1=J26
Daughter board: SEL0=J30, SEL1=J31
SEL0
SEL1
Output Configuration
L
L
I
L
H
II
H
L
III
H
H
IV
For NB3x73113G devices, SEL is replaced with SCLK and SDATA signals for I2C / SMBus communication. These devices
support one configuration, which can be modified, by writing device registers with a new configuration file created from the
Clock Cruiser Software, a freely down loadable GUI software available on www.onsemi.com.
Programming Reminders
While communicating between the GUI and device ensure the following:
Main Board
1. Switches SW1 and SW2 are set to the ON state.
2. Rotary switches U11, U12, U13, U14, U15 and U16 are in the “1” position.
3. All SMA cables are detached from test equipment.
Daughter Board
1. Switches SW1, SW2 and SW3 are set to the ON position.
2. All SMA cables are detached from test equipment.
When re
−
configuring temporary device registers ensure the following:
1. Re
−
initiate main board hardware setup.
2. Re
−
initiate daughter board hardware setup.
3. Re
−
initiate GUI by either returning to previous page with [back] button or restarting GUI software.
Note: Even if device OTP memory has been programmed, device registers can be used to write other solutions for evaluation.
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
