OLIMEX© 2015
iMX233-OLinuXino-NANO user's manual
CHAPTER 4 THE iMX233 MICROCONTROLLER
4. Introduction to the chapter
In this chapter is located the information about the heart of OLinuXino – its microcontroller. The
information is a modified version of the datasheet provided by its manufacturers.
4.1 The microcontroller
ARM926 CPU Running at 454 MHz
Integrated ARM926EJ-S CP
16-Kbyte data cache and 16-Kbyte instruction cache
— One-wire JTAG interface
— Resistor-less boot mode selection using integrated OTP values
32Kbytes of Integrated Low-Power On-Chip RAM
64 Kbytes of Integrated Mask-Programmable On-Chip ROM
1 Kbit of On-Chip One-Time-Programmable (OCOTP) ROM
Universal Serial Bus (USB) High-Speed (Up to 480 Mb/s), Full-Speed (Up to 12 Mb/s)
— Full-speed/high-speed USB device and host functions
— Fully integrated full-speed/high-speed Physical Layer Protocol (PHY)
— Mass storage host-capable (uncertified by USB-IF)
Power Management Unit
— Single inductor DC-DC switched converter with multi-channel output supporting Li-Ion
batteries.
— Features multi-channel outputs for VDDIO (3.3 V), VDDD (1.2 V), VDDA (1.8 V),
VDDM (2.5V) and regulated 4.2V source.
— Direct power from 5-V source (USB, wall power, or other source), with programmable
current limits for load and battery charge circuits.
— Silicon speed and temperature sensors enable adaptive power management over
temperature and silicon process.
Audio Codec
— Stereo headphone DAC with 99 dB SNR
— Stereo ADC with 85 dB SNR
— Stereo headphone amplifier with short-circuit protection and direct drive to eliminate
bulky capacitors
— Amplifiers are designed for click/pop free operation.
— Two stereo line inputs
— Microphone input
— SPDIF digital out
16-Channel Low-Resolution ADC
— 6 independent channels and 10 dedicated channels
— Resistive touchscreen controller
— Temperature sensor controller
— Absolute accuracy of 1.3%
Security Features
— Read-only unique ID for digital rights management algorithms
— Secure boot using 128-bit AES hardware decryption
Page 13 of 36
