![NXP Semiconductors SAFE ASSURE Qorivva MPC5601P Скачать руководство пользователя страница 895](http://html.mh-extra.com/html/nxp-semiconductors/safe-assure-qorivva-mpc5601p/safe-assure-qorivva-mpc5601p_reference-manual_1721898895.webp)
Chapter 36 Nexus Development Interface (NDI)
MPC5602P Microcontroller Reference Manual, Rev. 4
Freescale Semiconductor
895
36.11.2.5 Debug Status Register (DBSR)
The Debug Status Register (DBSR) contains status on debug events and the most recent processor reset.
The Debug Status Register is set via hardware, and read and cleared via software. Bits in the Debug Status
Register can be cleared using
mtspr
DBSR,RS
. Clearing is done by writing to the Debug Status Register
with a 1 in any bit position that is to be cleared and 0 in all other bit positions. The write data to the Debug
Status Register is not direct data, but a mask. A ‘1’ causes the bit to be cleared, and a ‘0’ has no effect.
Debug Status bits are set by Debug events only while Internal Debug Mode is enabled or External Debug
Mode is enabled. When debug interrupts are enabled (MSR
DE
=1 DBCR0
IDM
=1 and DBCR0
EDM
=0, or
MSR
DE
=1, DBCR0
IDM
=1 and DBCR0
EDM
=1 and software is allocated resource(s) via DBERC0), a set
bit in DBSR owned by software other than MRR or VLES will cause a debug interrupt to be generated.
The debug interrupt handler is responsible for clearing DBSR bits prior to returning to normal execution.
The Power Architecture technology VLE APU adds the DBSR
VLES
status bit to indicate debug events
occurring due to a Power Architecture technology VLE instruction. When resource sharing is enabled,
(DBCR0
EDM
=1 and DBERC0
IDM
=1), only software-owned resources may be modified by software, and
all status bits associated with hardware-owned resources will be forced to ‘0’ in DBSR when read by
software via a
mfspr
instruction. Hardware always has full access to all registers and all register fields in
DBSR through the OnCE register access mechanism.
The DBSR register is shown in
.
SPR - 304
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
ID
E
UDE
MRR
ICMP
BR
T
IRPT
TR
AP
IA
C1
IA
C2
IA
C3
IA
C4
DA
C
1
R
DAC
1
W
DA
C
2
R
DAC
2
W
W
Reset
1
1
Reset by processor reset
p_reset_b
if DBCR0
EDM
=0, as well as unconditionally by
m_por
. If DBCR0
EDM
=1,
DBERC0 masks off hardware-owned resources from reset by
p_reset_b
and only software-owned resources
indicated by DBERC0 will be reset by
p_reset_b.
DBSR
MRR
is always updated by
p_reset_b
however.
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
RET
0
0
0
0
DEVT1
DEVT2
0
0
CIRPT
CRET
VLES
0
DA
C
_
O
F
S
T
0
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 36-8. DBSR Register
Содержание SAFE ASSURE Qorivva MPC5601P
Страница 2: ...MPC5602P Microcontroller Reference Manual Rev 4 2 Freescale Semiconductor ...
Страница 4: ...MPC5602P Microcontroller Reference Manual Rev 4 4 Freescale Semiconductor ...
Страница 62: ...Chapter 2 MPC5602P Memory Map MPC5602P Microcontroller Reference Manual Rev 4 62 Freescale Semiconductor ...
Страница 104: ...Chapter 4 Clock Description MPC5602P Microcontroller Reference Manual Rev 4 104 Freescale Semiconductor ...
Страница 128: ...Chapter 6 Power Control Unit MC_PCU MPC5602P Microcontroller Reference Manual Rev 4 128 Freescale Semiconductor ...
Страница 272: ...Chapter 12 e200z0 and e200z0h Core MPC5602P Microcontroller Reference Manual Rev 4 272 Freescale Semiconductor ...
Страница 280: ...Chapter 14 Crossbar Switch XBAR MPC5602P Microcontroller Reference Manual Rev 4 280 Freescale Semiconductor ...
Страница 306: ...Chapter 16 Internal Static RAM SRAM MPC5602P Microcontroller Reference Manual Rev 4 306 Freescale Semiconductor ...
Страница 380: ...Chapter 17 Flash Memory MPC5602P Microcontroller Reference Manual Rev 4 380 Freescale Semiconductor ...
Страница 532: ...Chapter 21 LIN Controller LINFlex MPC5602P Microcontroller Reference Manual Rev 4 532 Freescale Semiconductor ...
Страница 578: ...Chapter 22 FlexCAN MPC5602P Microcontroller Reference Manual Rev 4 578 Freescale Semiconductor ...
Страница 708: ...Chapter 25 FlexPWM MPC5602P Microcontroller Reference Manual Rev 4 708 Freescale Semiconductor ...
Страница 742: ...Chapter 26 eTimer MPC5602P Microcontroller Reference Manual Rev 4 742 Freescale Semiconductor ...
Страница 760: ...Chapter 27 Functional Safety MPC5602P Microcontroller Reference Manual Rev 4 760 Freescale Semiconductor ...
Страница 782: ...Chapter 28 Fault Collection Unit FCU MPC5602P Microcontroller Reference Manual Rev 4 782 Freescale Semiconductor ...
Страница 788: ...Chapter 29 Wakeup Unit WKPU MPC5602P Microcontroller Reference Manual Rev 4 788 Freescale Semiconductor ...
Страница 798: ...Chapter 30 Periodic Interrupt Timer PIT MPC5602P Microcontroller Reference Manual Rev 4 798 Freescale Semiconductor ...
Страница 816: ...Chapter 32 Cyclic Redundancy Check CRC MPC5602P Microcontroller Reference Manual Rev 4 816 Freescale Semiconductor ...
Страница 848: ...Chapter 33 Boot Assist Module BAM MPC5602P Microcontroller Reference Manual Rev 4 848 Freescale Semiconductor ...
Страница 930: ...Chapter 36 Nexus Development Interface NDI MPC5602P Microcontroller Reference Manual Rev 4 930 Freescale Semiconductor ...