24
3.4 Clocks
The S32G274A has multiple clock sources: FIRC, SIRC, FXOSC, PLL and DFS. The S32G-VNP-GLDBOX
has a 40 MHz crystal oscillator as FXOSC along with the FIRC and SIRC of the internal clock sources in
S32G274A. The PLL and DFS can be enabled and configured through software. The figure below shows the
clock tree of S32G-VNP-GLDBOX.
S32G274A
DDR_CLKP_A
DDR_CLKN_A
DDR_CS0~1_A
DDR_CKE0~1_A
DDR_CA0~5_A
DDR_CLKP_B
DDR_CLKN_B
DDR_CS0~1_B
DDR_CKE0~1_B
DDR_CA0~5_B
DDR_D0~31
DDR_RESET
DDR_DMI0~3
DDR_DQS0~3_P
DDR_DQS0~3_N
EXTAL
S32G
Device
Multiplexer
Clock
XTAL
Y2 : 40MHz
JCOMP
TDI
TCK
TDO
TMS
AUR_CLKP
AUR_CLKN
AUR_TXP0~TXP3
AUR_TXN0~TXN3
J48 : JTAG
J57 : AURORA
I2C0_SDA (PB_15)
I2C0_SCL (PC_00)
U83 : RTC
PCA85073A
QZ1 : 32.768KHz
P1 : PCIe X1
PCIe X1 socket
U59 : Clock source
Si5332
Y7 : 25MHz
U59 : IO expander
PCAL6524HEAZ
I2C2_SDA (PB_06)
I2C2_SCL (PB_05)
J5 : Connector
I2C4_SDA (PC_01)
I2C4_SCL (PC_02)
U41 : PMIC
VR5510
U94 : PMIC
FS5600
U94 : PMIC
FS5600
U92 : PMIC
PF5300
U96 : PMIC
PF5020
U108 : PMIC
PF5020
U37 : NOR Flash
MX25UW51245G
QSPI_A_CK
QSPI_A_DQS
QSPI_A_DATA0~7
QSPI_A_CS0
SD0_CLK
SD0_DQS
SD0_CMD
SD0_D0~7
U28 : eMMC
MTFC32GAP
U28 : SD card
SD0_CLK
SD0_DQS
SD0_CMD
SD0_D0~7
Multiplexer
SD0_CLK
SD0_CMD
SD0_D0~3
DDR0_A_00~05
DDR0_A_08~13
DDR0_A_20~25
DDR0_A_28~33
DDR0_D_00~46
DDR_RESET
U42 : LPDDR4
MT53D1024M32D4
GMAC0_TX_EN
GMAC0_TX_CLK
GMAC0_TXD0~3
GMAC0_RX_CLK
GMAC0_RXDV
GMAC0_RXD0~3
U84 :
1000Base-T Phy
KSZ9031
Y10 : 25MHz
PFE_MAC2_TX_EN
PFE_MAC2_TX_CLK
PFE_MAC2_TXD0~3
PFE_MAC2_RX_CLK
PFE_MAC2_RXDV
PFE_MAC2_RXD0~3
GMAC0_MDC
GMAC0_MDIO
PFE_MAC2_MDC
PFE_MAC2_MDIO
U58 :
1000Base-T Phy
KSZ9031
Y6 : 25MHz
ULPI_CLK
ULPI_DIR
ULPI_STP
ULPI_NXT
ULPI_DATA0~7
U8 : USB Phy
USB83340
Y1 : 26MHz
PCIE0_CLK_P
PCIE0_CLK_N
PCIE0_TXP0
PCIE0_TXN0
PCIE0_RXP0
PCIE0_RXN0
PCIE0_TXP1
PCIE0_TXN1
PCIE0_RXP1
PCIE0_RXN1
PCIE1_CLK_P
PCIE1_CLK_N
Multiplexer
J47 : PCIe X2
M.2 M-key slot
J56 : PCIe X2
M.2 E-key slot
U59 : Clock source
Si5332
PCIE1_TXP0
PCIE1_TXN0
PCIE1_RXP0
PCIE1_RXN0
PCIE1_TXP1
PCIE1_TXN1
PCIE1_RXP1
PCIE1_RXN1
Multiplexer
P1 : PCIe X1
PCIe X1 socket
U86 : Eth. Phy
AQR113C
U46 : Eth Switch
SJA1110
Y4 : 50MHz
Y3 : 25MHz
U57 : Eth. Phy
AR8035
U56 : Eth. Phy
AR8035
OUT3:100MHz
OUT4:100MHz
OUT5:
100MHz/125MHz
OUT1:100MHz
OUT2:100MHz
OUT0:100MHz
Y7 : 25MHz
DSPI1_SCK(PA_08)
DSPI1_SOUT(PA_06)
DSPI1_PCS0(PA_07)
DSPI1_SIN(PF_15)
J5 : Connector
CLKOUT0(PF_03)
CLKOUT1(PF_04)
TP151 : Test point
TP152 : Test point
DSPI5_SCK(PA_09)
DSPI5_SOUT(PA_11)
DSPI5_SIN(PA_10)
DSPI5_PCS0(PA_12)
U137 : TEMP sensor
PCT2075
U136 : Current sensor
INA231
Figure 7. Clock tree of S32G-VNP-GLDBOX REVD