NXP Semiconductors MPC5602S, Справочное руководство

Страница: 407 / 1344

Display Control Unit (DCU)
MPC5606S Microcontroller Reference Manual, Rev. 7
Freescale Semiconductor 405
The timing of the pixel clock is defined by the DIV_RATIO register and the frequency of the clock
supplied to the DCU.
In addition to defining the number and timing of pixels in each line and the number of lines, it is normal
for TFT LCD panel manufacturers to define other timing signals in terms of pixel clock periods or of the
number of horizontal lines. The DCU also follows this convention.
If the TFT LCD panel requires a horizontal synchronizing signal (HSYNC) and/or a data enable signal,
then these can be configured using the fields in the HSYN_PARA register. HSYNC provides a pulse to
give the panel notice that the next line of pixel data is about to start, and the data enable signal indicates
when that data is present. The PW_H bit field indicates the width of the HSYNC pulse, in pixel data clock
periods. The BP_H bit field defines the delay between the end of the HSYNC pulse and the start of the
data enable signal (and pixel data delivery), in pixel clock periods. The FP_H bit field defines the delay
between the end of the data enable signal (and pixel data delivery) and the next HSYNC pulse, in pixel
clock periods. FP_H and BP_H have minimum values of 1.
If the TFT LCD panel requires a vertical synchronizing signal (VSYNC), then this can be configured using
the fields in the VSYN_PARA register. VSYNC provides a pulse to give the panel notice that the next
frame of pixel data lines is about to start, and the panel defines delays before and after this pulse, in terms
of pixel clock periods. The PW_V bit field indicates the width of the VSYNC pulse in horizontal line
periods. The BP_V bit field defines the delay between the end of the VSYNC pulse and the start of the
next pixel data (data enable signal), in horizontal line periods. The FP_V bit field defines the delay
between the end of the last pixel data (data enable signal) and the next VSYNC pulse, in horizontal line
periods. FP_V and BP_V have minimum values of 1.
The polarity of all these signals, including the pixel data itself, may be inverted by using the control bits
in the SYN_POL register.
The refresh rate for the panel can be calculated using Equation 12-1 and Equation 12-2 below.
Eqn. 12-1
where: pix_clk is the pixel clock
DELTA_X is the horizontal resolution (in pixels)
DELTA_Y is the vertical resolution (in pixels)
FP_H is the hsync front porch pulse width (in pixel clock cycles)
BP_H is the hsync back porch pulse width (in pixel clock cycles)
PW_H is the hsync active pulse width (in pixel clock cycles)
FP_V is the vsync front porch pulse width (in pixel clock cycles)
BP_V is the vsync back porch pulse width (in pixel clock cycles)
PW_V is the vsync active pulse width (in pixel clock cycles)
Pixel Clock = (DCU Clock) / PRESCALE VALUE Eqn. 12-2
where PRESCALE VALUE is an integer value that can range from 2–32.
RR
pix_clk
DELTA_X FP_H PW_H BP_H
+ + +
 
DELTA_Y FP_V PW_V BP_V
+ + +
  
------------------------------------------------------------------------------------------------------------------------------------------------------------------
=