NXP Semiconductors LPC1102, Руководство пользователя

Страница: 36 / 258

UM10429 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
User manual Rev. 1 — 20 October 2010 36 of 258
NXP Semiconductors
UM10429
Chapter 3: LPC1102 System configuration
stopped and the dividers will enter a reset state. While in Power-down mode, the lock
output will be low to indicate that the PLL is not in lock. When the Power-down mode is
terminated by setting the SYSPLL_PD bits to zero, the PLL will resume its normal
operation and will make the lock signal high once it has regained lock on the input clock.
3.10.3 Divider ratio programming
Post divider
The division ratio of the post divider is controlled by the PSEL bits. The division ratio is two
times the value of P selected by PSEL bits as shown in
Table 8 . This guarantees an
output clock with a 50% duty cycle.
Feedback divider
The feedback divider’s division ratio is controlled by the MSEL bits. The division ratio
between the PLL’s output clock and the input clock is the decimal value on MSEL bits plus
one, as specified in
Table 8 .
Changing the divider values
Changing the divider ratio while the PLL is running is not recommended. As there is no
way to synchronize the change of the MSEL and PSEL values with the dividers, the risk
exists that the counter will read in an undefined value, which could lead to unwanted
spikes or drops in the frequency of the output clock. The recommended way of changing
between divider settings is to power down the PLL, adjust the divider settings and then let
the PLL start up again.
3.10.4 Frequency selection
The PLL frequency equations use the following parameters (also see Figure 3 ):
3.10.4.1 Normal mode
In normal mode the post divider is enabled, giving a 50% duty cycle clock with the
following frequency relations:
(1)
To select the appropriate values for M and P, it is recommended to follow these steps:
Table 37. PLL frequency parameters
Parameter System PLL
FCLKIN Frequency of sys_pllclkin (input clock to the system PLL) from the
SYSPLLCLKSEL multiplexer (see
Section 3.5.9 ).
FCCO Frequency of the Current Controlled Oscillator (CCO); 156 to 320 MHz.
FCLKOUT Frequency of sys_pllclkout
P System PLL post divider ratio; PSEL bits in SYSPLLCTRL (see Section 3.5.3 ).
M System PLL feedback divider register; MSEL bits in SYSPLLCTRL (see
Section 3.5.3 ).
FCLKOUT M FCLKIN
×
FCCO
( )
2 P
× ( ) ⁄
= =