µ
PD75P3116
20
Data Sheet U11369EJ3V0DS
(2) Operation conventions
A:
A register; 4-bit accumulator
B:
B register
C:
C register
D:
D register
E:
E register
H:
H register
L:
L register
X:
X register
XA:
Register pair (XA); 8-bit accumulator
BC:
Register pair (BC)
DE:
Register pair (DE)
HL:
Register pair (HL)
XA’:
Expansion register pair (XA’)
BC’:
Expansion register pair (BC’)
DE’:
Expansion register pair (DE’)
HL’:
Expansion register pair (HL’)
PC:
Program counter
SP:
Stack pointer
CY:
Carry flag; bit accumulator
PSW:
Program status word
MBE:
Memory bank enable flag
RBE:
Register bank enable flag
PORTn:
Port n (n = 0 to 3, 5, 6, 8, 9)
IME:
Interrupt master enable flag
IPS:
Interrupt priority selection register
IE
×××
:
Interrupt enable flag
RBS:
Register bank selection register
MBS:
Memory bank selection register
PCC:
Processor clock control register
.:
Delimiter for address and bit
(
××
):
Data addressed with
××
××
H:
Hexadecimal data
Содержание uPD75P3116
Страница 67: ...PD75P3116 67 Data Sheet U11369EJ3V0DS MEMO...