background image

 NI 5731/5732/5733/5734R User Guide and Specifications

8

ni.com

The NI 5731/5732/5733/5734 ships with socketed CLIP items that are used to add module I/O to the 
LabVIEW project.

The NI 5731/5732/5733/5734 CLIP items provides access to two analog input channels (four analog 
input channels on the NI 5734), eight bidirectional DIO channels, four bidirectional PFI channels, and 
an input clock selector that can be configured to use one of the following settings:

Internal Sample clock 

Internal Sample clock locked to an external Reference clock through the CLK IN connector 

External Sample clock through the CLK IN connector 

Internal Sample clock locked to an external Reference clock through Sync Clock 

The CLIP items also contain an engine to program the ADC and clock, either through predetermined 
settings for an easier instrument setup or through a raw SPI address and data signals for a more advanced 
setup. In the LabVIEW FPGA Module, analog input data is accessed using a U16 data type (left 
justified). The DIO signals are grouped into two ports of four signals each and are accessed using a U8 
data type and Boolean write enable signal. The four PFI signals are accessed individually using 
Booleans.

Refer to the 

NI FlexRIO Help 

for more information about NI FlexRIO CLIP items, configuring the 

NI 5731/5732/5733/5734 with a socketed CLIP, and a list of available socketed CLIP signals.

Cables

Use any shielded 50



coaxial cable of less than 3 meters in length with a BNC plug end to connect 

to the AI 0, AI 1, AI 2, and AI 3 connectors on the NI 5731/5732/5733/5734 front panel.

Use any shielded 50



coaxial cable of less than 3 meters in length with an SMB plug end to 

connect to the CLK IN connector.

Use any HDMI cable with the provided ferrite bead to connect to the digital I/O and PFI signals on 
the AUX I/O connector.

Caution

To ensure the specified EMC performance, install the included snap-on ferrite bead 

(National Instruments part number 711856-01) on any cable attached to the AUX I/O connector in 
accordance with the instructions listed in the 

Appendix: Installing EMI Controls

 section.

Содержание NI 5731

Страница 1: ...NI 5732...

Страница 2: ...5733 5734 adapter module and your NI FlexRIO FPGA module NI 5731 5732 5733 5734 refers to your NI 5731 5732 5733 5734 adapter module only A description of each of the NI 5731 5732 5733 5734 devices is...

Страница 3: ...degradation install and use this product in strict accordance with instructions in the product documentation Furthermore any changes or modifications to the product not expressly approved by National...

Страница 4: ...Embedded in LabVIEW Help Contains information about the basic functionality of LabVIEW FPGA Module NI FlexRIO Help Embedded in LabVIEW FPGA Module Help Contains FPGA module adapter module and CLIP co...

Страница 5: ...alog input channel 0 AI 1 50 single ended analog input channel 1 AI 2 50 single ended analog input channel 2 NI 5734 only AI 3 50 single ended analog input channel 3 NI 5734 only CLK IN Reference or e...

Страница 6: ...ctor Pin Signal Signal Description 1 DIO Port 0 0 Bidirectional single ended digital I O data channel 2 GND Ground reference for signals 3 DIO Port 0 1 Bidirectional single ended digital I O data chan...

Страница 7: ...t 0 WE DIO Port 0 Rd Data 0 DIO Port 0 Wr Data 0 DIO Port 0 Rd Data 1 DIO Port 0 Wr Data 1 DIO Port 0 Rd Data 2 DIO Port 0 Wr Data 2 DIO Port 0 Rd Data 3 DIO Port 0 Wr Data 3 DIO Port 1 Rd Data 0 DIO...

Страница 8: ...the same IP integration functionality of the user defined CLIP but also allows the CLIP to communicate directly with circuitry external to the FPGA Adapter module socketed CLIP allows your IP to commu...

Страница 9: ...put data is accessed using a U16 data type left justified The DIO signals are grouped into two ports of four signals each and are accessed using a U8 data type and Boolean write enable signal The four...

Страница 10: ...ning clock Internal Clock PLL On IoModSyncClk NI 5731 40 MS s NI 5732 80 MS s NI 5733 120 MS s NI 5734 120 MS s 10 MHz The internal VCXO locks to IoModSyncClk Sync Clock which is provided only through...

Страница 11: ...I 5731 5732 5733 5734 1 Connect one end of an BNC cable to AI 0 on the front panel of the NI 5731 5732 5733 5734 and the other end of the cable to your device under test DUT 2 Launch LabVIEW 3 In the...

Страница 12: ...l The VI acquires data and displays the captured waveform on the Acquired Waveform graph as shown in Figure 5 14 Click the STOP button to stop the VI Close the VI Figure 5 NI 573x Getting Started Host...

Страница 13: ...le Clock 0 7 Enter the default Sample clock rate for your device 40 80 or 120 in the Compile for single frequency control and click OK 8 Right click IO Module in the Project Explorer window and select...

Страница 14: ...on the block diagram 4 Right click the Open FPGA VI Reference function and select Configure Open FPGA VI Reference 5 In the Configure Open FPGA VI Reference dialog box select VI in the Open section 6...

Страница 15: ...31 5732 5733 5734 and the other end of the cable to your DUT 2 Open the front panel of 573xSampleAcq Host vi 3 Click the Run button to run the VI 4 The VI acquires data from the DUT on AI 0 Data N 5 C...

Страница 16: ...level based on measurements taken during development or production Note Specifications for the NI 5731 5732 5733 5734 adapter modules were characterized only at the maximum sample rates Analog Input A...

Страница 17: ...732 2 055 Vpk pk 1 028 Vpk pk 0 5138 Vpk pk NI 5733 5734 2 085 Vpk pk 1 043 Vpk pk 0 5212 Vpk pk Table 6 DC Gain Error Full Scale Device Gain 0 dB Gain 6 dB Gain 12 dB NI 5731 0 9 1 2 1 7 NI 5732 0 5...

Страница 18: ...110 MHz 29 6 MHz 16 1 MHz NI 5733 5734 117 MHz 37 1 MHz 24 1 MHz Table 9 Maximum Frequency to 2 ns Device Elliptic Filter Bessel Filter NI 5731 9 MHz 18 MHz NI 5732 20 MHz 37 MHz NI 5733 5734 30 MHz 5...

Страница 19: ...2 dB NI 5731 4 9 MHz 87 dBc 87 dBc 90 dBc NI 5732 9 7 MHz 85 dBc 89 dBc 91 dBc NI 5733 5734 9 7 MHz 83 dBc 86 dBc 87 dBc Table 13 NI 5731 5732 5733 5734 AI Channel Crosstalk Aggressor Channel N 0 3 Re...

Страница 20: ...tion 19 NI 5731 5732 5733 5734R User Guide and Specifications Phase adjust DAC range NI 5731 406 13 degrees NI 5732 427 13 degrees NI 5733 5734 429 9 degrees Frequency adjust DAC range 160 ppm Data ra...

Страница 21: ...sponse Figure 8 AC Coupled Low Frequency Response Multiple Channels Overlaid Figure 9 Filter Bypass Frequency Response Multiple Channels Overlaid 10 k 6 Amplitude dBFS Frequency Hz 100 k 1 2 3 4 5 0 1...

Страница 22: ...Filter Frequency Response Multiple Channels Overlaid Figure 11 Elliptic Filter Frequency Response 0 to 6 dB Multiple Channels Overlaid 1 90 Amplitude dBFS Frequency MHz 10 100 80 70 60 50 40 30 20 10...

Страница 23: ...ency Response Multiple Channels Overlaid Figure 13 Bessel Filter Frequency Response 0 to 6 dB Multiple Channels Overlaid 1 90 Amplitude dBFS Frequency MHz 10 100 80 70 60 50 40 30 20 10 0 NI 5732 NI 5...

Страница 24: ...d Specifications NI 5731 Group Delay Figure 14 NI 5731 Elliptic Filter Group Delay 12 Channels Overlaid Figure 15 NI 5731 Bessel Filter Group Delay 12 Channels Overlaid 1 2 Group Delay ns Frequency MH...

Страница 25: ...NI 5732 Group Delay Figure 16 NI 5732 Elliptic Filter Group Delay 12 Channels Overlaid Figure 17 NI 5732 Bessel Filter Group Delay 12 Channels Overlaid 1 Group Delay ns Frequency MHz 10 1 0 2 3 4 5 6...

Страница 26: ...ications NI 5733 5734 Group Delay Figure 18 NI 5733 5734 Elliptic Filter Group Delay 44 Channels Overlaid Figure 19 NI 5733 5734 Bessel Filter Group Delay 44 Channels Overlaid 1 2 Group Delay ns Frequ...

Страница 27: ...Onboard Oscillator 618 FS RMS Jitter NI 5732 Figure 21 NI 5732 AI Phase Noise 23 17 MHz Input PLL Unlocked Onboard Oscillator 466 FS RMS Jitter 150 10 100 1k 10k 100k 1M 10M 140 130 Amplitude dBc Hz...

Страница 28: ...Oscillator 453 FS RMS Jitter Figure 23 NI 5733 5734 AI Phase Noise 40 MHz Input PLL Locked to PXI 10 MHz Reference Clock Onboard Oscillator 448 FS RMS Jitter 150 10 100 1k 10k 100k 1M 10M 140 130 Ampl...

Страница 29: ...I 5731 Gain at 0 dB Elliptic Bessel or Filter Bypass AC or DC coupled Figure 25 NI 5731 Gain at 12 dB Elliptic Bessel or Filter Bypass AC or DC coupled 12 10 8 4 16 14 18 6 2 120 110 100 70 80 90 Ampl...

Страница 30: ...Filter Bypass AC or DC coupled Figure 27 NI 5732 Gain at 12 dB Elliptic Bessel or Filter Bypass AC or DC coupled 120 110 100 70 80 90 Amplitude dBFS Frequency MHz 0 20 10 40 30 50 60 28 25 13 5 35 33...

Страница 31: ...Filter Bypass AC or DC coupled Figure 29 NI 5733 5734 Gain at 12 dB Elliptic Bessel or Filter Bypass AC or DC coupled 120 110 100 0 10 15 5 20 25 30 35 40 50 45 55 60 70 80 90 Amplitude dBFS Frequency...

Страница 32: ...Gain at 0 dB 1 dBFS at 4 9 MHz 95 dBc SFDR Bypass Filter 100 Averages RMS Figure 31 NI 5731 Gain at 12 dB 1 dBFS at 4 9 MHz 93 dBc SFDR Bypass Filter 100 Averages RMS 110 100 0 2 4 6 8 10 12 16 14 18...

Страница 33: ...SFDR Bypass Filter 10 Averages RMS NI 5732 Figure 33 NI 5732 Gain at 0 dB 1 dBFS at 9 7 MHz 91 dBc SFDR Bypass Filter 100 Averages RMS 110 100 90 0 4 6 2 8 10 12 16 20 60 70 80 Amplitude dBFS Frequen...

Страница 34: ...at 9 7 MHz 94 dBc SFDR Bypass Filter 100 Averages RMS Figure 35 NI 5732 Gain at 12 dB 1 dBFS at 9 7 MHz 94 dBc SFDR Bypass Filter 10 Averages RMS 110 100 90 0 15 5 20 25 35 40 60 70 80 Amplitude dBFS...

Страница 35: ...c SFDR Bypass Filter 100 Averages RMS Figure 37 NI5733 5734 Gain at 12 dB 1 dBFSat20 1 MHz 87 dBc SFDR Bypass Filter 100AveragesRMS 110 100 0 10 15 5 20 25 30 35 40 50 45 55 60 70 80 90 Amplitude dBFS...

Страница 36: ...c SFDR Bypass Filter 10 Averages RMS Two Tone FFT Figure 39 NI 5732 at 12 dB Gain and Filter Bypass 83 dBc fin 19 6 MHz 7 dBFS 20 8 MHz 7 dBFS 100 Average RMS 110 100 90 0 15 25 5 30 35 55 60 60 70 80...

Страница 37: ...y NI 5731 40 MHz 50 ppm NI 5732 80 MHz 100 ppm NI 5733 5734 120 MHz 100 ppm Phase noise Refer to the Analog Input Total Phase Noise section Typical Specifications Frequency stability Temperature 30 pp...

Страница 38: ...locks to IoModSyncClk Sync Clock which is provided only through the backplane of supported devices Internal Clock PLL On CLK IN NI 5731 40 MS s NI 5732 80 MS s NI 5733 120 MS s NI 5734 120 MS s Refere...

Страница 39: ...OL 0 4 V Minimum VOH 2 7 V Maximum VOH 3 6 V Zout 50 20 Iout DC 2 mA Pull down resistor 150 k Recommended operating voltage 0 3 V to 3 6 V Overvoltage protection 10 V Maximum toggle frequency 6 6 MHz...

Страница 40: ...e Shock and Vibration Operational shock 30 g peak half sine 11 ms pulse tested in accordance with IEC 60068 2 27 Test profile developed in accordance with MIL PRF 28800F Random vibration Operating 5 H...

Страница 41: ...urposes Note For EMC declarations and certifications and additional information refer to the Online Product Certification section of this document CE Compliance This product meets the essential requir...

Страница 42: ...elf help resources to email and phone assistance from NI Application Engineers National Instruments corporate headquarters is located at 11500 North Mopac Expressway Austin Texas 78759 3504 National I...

Страница 43: ...ollowing instructions to install PXI EMC filler panels National Instruments part number 778700 01 in your PXI chassis 1 Remove the captive screw covers 2 Install the PXI EMC filler panels by securing...

Страница 44: ...the patents txt file on your media or the National Instruments Patent Notice at ni com patents Refer to the Export Compliance Information at ni com legal export compliance for the National Instruments...

Отзывы: