NAD VISO TWO, Руководство по обслуживанию

Страница: 34 / 103

PIN ASSIGNMENT
Top View
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
V
DD
DQ 0
V
D D Q
DQ 1
DQ 2
V
S S Q
DQ 3
DQ 4
V
D D Q
DQ 5
DQ 6
V
S S Q
DQ 7
V
DD
L D Q M
W E
C AS
R AS
C S
A
13
A
12
A
10
/AP
A
0
A
1
A
2
A
3
V
DD
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ15
V
S S Q
DQ14
DQ13
V
D D Q
DQ12
DQ11
V
S S Q
DQ10
DQ 9
V
D D Q
DQ 8
V
S S
N C
U D Q M
CL K
C K E
N C
A
11
A
9
A
8
A
7
A
6
A
5
A
4
V
S S
FUNCTIONAL BLOCK DIAGRAM
PIN FUNCTION DESCRIPTION
PIN NAME INPUT FUNCTION
CLK System Clock Active on the positive going edge to sample all inputs
CS
Chip Select
Disables or enables device operation by masking or enabling all
inputs except CLK , CKE and L(U)DQM
CKE Clock Enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior new command.
Disable input buffers for power down in standby.
A0 ~ A11 Address
Row / column address are multiplexed on the same pins.
Row address : RA0~RA11, column address : CA0~CA7
A12 , A13 Bank Select Address
Selects bank to be activated during row address latch time.
Selects bank for read / write during column address latch time.
RAS
Row Address Strobe
Latches row addresses on the positive going edge of the CLK with
RAS low.
Enables row access & precharge.
CAS
Column Address Strobe
Latches column address on the positive going edge of the CLK with
CAS low.
Enables column access.
WE
Write Enable
Enables write operation and row precharge.
Latches data in starting from CAS , WE active.
L(U)DQM Data Input / Output Mask
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when L(U)DQM active.
DQ0 ~ DQ15 Data Input / Output Data inputs / outputs are multiplexed on the same pins.
VDD / VSS Power Supply / Ground Power and ground for the input buffers and the core logic.
VDDQ / VSSQ Data Output Power / Ground
Isolated power supply and ground for the output buffers to provide
improved noise immunity.
NC No Connection This pin is recommended to be left No Connection on the device.
L(U)DQM
DQ
Mode
Register
ci
g
o
L l
ort
n
o
C
Column
Address
Buffer
&
Refresh
Counter
Row
Address
Buffer
&
Refresh
Counter
Bank D
r
e
d
o
c
e
D
w
o
R
Bank A
Bank B
Bank C
Sense Amplifier
Column Decoder
Data Control Circuit
ti
u
cri
C
h
ct
a
L
t
u
pt
u
O
& t
u
p
nI
r
eff
u
B
Address
Clock
Generator
CLK
CKE
r
e
d
o
c
e
D
d
n
a
m
m
o
C
CS
RAS
CAS
WE
2
- 23
64M SDRAM (M12L64164A) : IC12