PINOUT
8
MultiConnect
®
PCIe MTPCIE-EV3 Developer Guide
Chapter 2 – Pinout
Multi-Tech Mini PCIe Pinout
Note:
SDIO can operate up to 25Mhz. Treat the SDIO traces to Host like a bus and keep the bus length as short as
possible. Multi-Tech recommends adding series termination resistors on all the SDIO traces.
Pin #
Name
I/O
Function
1
SDIO_D0
I/O
Unused
2
3.3Vaux
I
3.3Vaux
3
SDIO_D1
I/O
Unused
4
GND
Ground
5
SDIO_D2
I/O
Unused
6
BT_TXD
I
Unused
7
SDIO_D3
I/O
Unused
8
BT_RTS
I
Unused
9
GND
Ground
10
BT_CTS
O
Unused
11
SDIO_CMD
I/O
Unused
12
BT_RXD
O
Unused
13
SDIO_CLK
I
Unused
14
BT_EN
I
Unused
15
GND
Ground
16
GPIO_2
I/O
Unused
17
WLAN_EN
I
Unused
18
GND
Ground
19
WLAN_IRQ
O
Unused
20
3G_ONOFF
I
3G Cellular On/Off (low active)
21
GND
Ground
22
3G_RST
I
3G Cellular Reset line (low active)
23
1.8V
O
Unused
24
3.3Vaux
I
3.3Vaux
25
GPIO_1
I/O
Unused
26
GND
Ground
27
GND
Ground
Содержание MultiConnect MTPCIE-EV3
Страница 1: ...MultiConnect PCIe MTPCIE EV3 Developer Guide ...
Страница 15: ...DEVELOPER BOARD MultiConnect PCIe MTPCIE EV3 Developer Guide 15 ...
Страница 16: ...ASSEMBLY DIAGRAM 16 MultiConnect PCIe MTPCIE EV3 Developer Guide Chapter 5 Assembly Diagram Top ...
Страница 17: ...ASSEMBLY DIAGRAM MultiConnect PCIe MTPCIE EV3 Developer Guide 17 Bottom ...
Страница 20: ...DEVELOPER BOARD SCHEMATICS 20 MultiConnect PCIe MTPCIE EV3 Developer Guide ...
Страница 21: ...DEVELOPER BOARD SCHEMATICS MultiConnect PCIe MTPCIE EV3 Developer Guide 21 ...
Страница 22: ...DEVELOPER BOARD SCHEMATICS 22 MultiConnect PCIe MTPCIE EV3 Developer Guide ...
Страница 23: ...DEVELOPER BOARD SCHEMATICS MultiConnect PCIe MTPCIE EV3 Developer Guide 23 ...
Страница 24: ...DEVELOPER BOARD SCHEMATICS 24 MultiConnect PCIe MTPCIE EV3 Developer Guide ...
Страница 25: ...DEVELOPER BOARD SCHEMATICS MultiConnect PCIe MTPCIE EV3 Developer Guide 25 ...
Страница 26: ...DEVELOPER BOARD SCHEMATICS 26 MultiConnect PCIe MTPCIE EV3 Developer Guide ...
Страница 27: ...DEVELOPER BOARD SCHEMATICS MultiConnect PCIe MTPCIE EV3 Developer Guide 27 ...