MC9S12DT256 Device User Guide — V03.07
111
A.5 Reset, Oscillator and PLL
This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and
Phase-Locked-Loop (PLL).
A.5.1 Startup
summarizes several startup characteristics explained in this section. Detailed description of
the startup behavior can be found in the Clock and Reset Generator (CRG) Block Guide.
Table A-14 Startup Characteristics
A.5.1.1 POR
The release level V
PORR
and the assert level V
PORA
are derived from the V
DD
Supply. They are also valid
if the device is powered externally. After releasing the POR reset the oscillator and the clock quality check
are started. If after a time t
CQOUT
no valid oscillation is detected, the MCU will start using the internal self
clock. The fastest startup time possible is given by n
uposc
.
A.5.1.2 SRAM Data Retention
Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing
code when VDD5 is out of specification limits, the SRAM contents integrity is guaranteed if after the reset
the PORF bit in the CRG Flags Register has not been set.
A.5.1.3 External Reset
When external reset is asserted for a time greater than PW
RSTL
the CRG module generates an internal
reset, and the CPU starts fetching the reset vector without doing a clock quality check, if there was an
oscillation before reset.
A.5.1.4 Stop Recovery
Out of STOP the controller can be woken up by an external interrupt. A clock quality check as after POR
is performed before releasing the clocks to the system.
Conditions are shown in Table A-4 unless otherwise noted
Num C
Rating
Symbol
Min
Typ
Max
Unit
1
T POR release level
V
PORR
2.07
V
2
T POR assert level
V
PORA
0.97
V
3
D Reset input pulse width, minimum input time
PW
RSTL
2
t
osc
4
D Startup from Reset
n
RST
192
196
n
osc
5
D Interrupt pulse width, IRQ edge-sensitive mode
PW
IRQ
20
ns
6
D Wait recovery startup time
t
WRS
14
t
cyc
Содержание MC9S12A256
Страница 3: ...MC9S12DT256 Device User Guide 9S12DT256DGV3 D V03 07 3 ...
Страница 4: ...MC9S12DT256 Device User Guide 9S12DT256DGV3 D V03 07 4 ...
Страница 10: ...MC9S12DT256 Device User Guide V03 07 10 ...
Страница 12: ...MC9S12DT256 Device User Guide V03 07 12 ...
Страница 14: ...MC9S12DT256 Device User Guide V03 07 14 Table A 21 Expanded Bus Timing Characteristics 125 ...
Страница 70: ...MC9S12DT256 Device User Guide V03 07 70 ...
Страница 78: ...MC9S12DT256 Device User Guide V03 07 78 ...
Страница 88: ...MC9S12DT256 Device User Guide V03 07 88 ...
Страница 108: ...MC9S12DT256 Device User Guide V03 07 108 ...
Страница 110: ...MC9S12DT256 Device User Guide V03 07 110 ...
Страница 118: ...MC9S12DT256 Device User Guide V03 07 118 ...
Страница 130: ...MC9S12DT256 Device User Guide V03 07 130 ...
Страница 131: ...MC9S12DT256 Device User Guide V03 07 131 User Guide End Sheet ...
Страница 132: ...MC9S12DT256 Device User Guide V03 07 132 FINAL PAGE OF 132 PAGES ...