2-12
DSP56F807EVM Hardware User’s Manual
2.9 Reset
Logic is provided on the DSP56F807 to generate a clean Power-On RESET signal.
Additional, reset logic is provided to support the RESET signals from the JTAG
connector, the Parallel JTAG Interface and the user RESET push-button; refer to
.
Figure 2-7. Schematic Diagram of the RESET Interface
RESET
PUSHBUTTON
MANUAL RESET
P_RESET
RESET
+3.3V
Содержание Digital DNA DSP56F807
Страница 2: ......
Страница 12: ...xii DSP56F807EVM Hardware User s Manual ...
Страница 53: ... DSP56F807EVM Schematics A 1 Appendix A DSP56F807EVM Schematics ...
Страница 72: ...A 20 DSP56F807EVM Hardware User s Manual ...
Страница 79: ......