
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
D
D
C
C
B
B
A
A
3
of
4
P
IC
16
F
15
24
4
C
u
ri
os
it
y
N
an
o
26
/1
1/2019
P
IC
16
F
15
24
4_
C
ur
io
si
ty
_N
an
o_
D
eb
ug
ge
r.
S
ch
D
oc
Pr
oj
ec
t T
itle
PC
B
A
sse
mb
ly
Nu
m
be
r:
PC
B
A
R
ev
is
io
n:
File
:
P
CB
N
umb
er
:
P
C
B
R
ev
is
io
n:
De
sig
n
ed
w
it
h
D
ra
w
n
B
y:
PB
Sh
ee
t T
itle
D
eb
ug
ge
r
Engine
er:
PB
A08-3041
1
Size
A
3
A0
9-3317
1
Page:
Da
te:
A
lt
iu
m
.c
om
100n
C107
100n
C108
RX
T
X
U
A
R
T
C
D
C
_
U
A
R
T
SRS
T
ST
A
TUS_LED
VCC_P3V3
G
ND
TP100
Te
st
po
in
t Arr
ay
1
2
3
4
5
6
7
8
9
1
0
TCK
TDO
TMS
Vsup
TDI
GND
TRST
SR
ST
V
T
ref
GND
J102
D
B
G
0
DBG0
P
A
D
3
3
P
A
0
0
1
P
A
0
1
2
P
A
0
2
3
P
A
0
3
4
GN
D
10
VD
DA
NA
9
P
A
0
4
5
P
A
0
5
6
P
A
0
6
7
P
A
0
7
8
PA
08
11
PA
09
12
PA
10
13
PA
11
14
PA
14
15
PA
15
16
P
A
1
6
1
7
P
A
1
7
1
8
P
A
1
8
1
9
P
A
1
9
2
0
P
A
2
2
2
1
U
S
B
_
S
O
F
/
P
A
2
3
2
2
U
S
B
_
D
M
/
P
A
2
4
2
3
U
S
B
_
D
P
/
P
A
2
5
2
4
PA
27
25
RE
SE
TN
26
PA
28
27
GN
D
28
VD
DC
OR
E
29
VD
DI
N
30
SW
DC
LK
/P
A3
0
31
SW
DI
O/
PA
31
32
SAMD21E
18A-MUT
U100
USBD
_P
USBD_N
GND
1u
C106
VCC_
MCU_CORE
VCC_
P3V3
VCC_
P3V3
74
L
VC1T45FW4-7
V
C
C
A
1
V
C
C
B
6
A
3
G
N
D
2
D
I
R
5
B
4
U103
VCC_
P3V3
GND
74
L
VC1T45FW4-7
V
C
C
A
1
V
C
C
B
6
A
3
G
N
D
2
D
I
R
5
B
4
U104
VCC_
P3V3
GND
74
L
VC1T45FW4-7
V
C
C
A
1
V
C
C
B
6
A
3
G
N
D
2
D
I
R
5
B
4
U105
VCC_P
3V3
GND
GND
GND
GND
GND
74
L
VC1T45FW4-7
V
C
C
A
1
V
C
C
B
6
A
3
G
N
D
2
D
I
R
5
B
4
U107
VCC_P
3V3
GND
D
B
G
2
DBG3_CTRL
S1_0_TX
S1_
1_RX
S0_2_TX
DAC
VTG_ADC
R
E
SE
R
VED
S0_
3_CLK
DB
G0_
CT
RL
CDC
_TX_CTRL
BOOT
E
N
1
B
Y
P
6
V
O
U
T
4
G
N
D
2
V
I
N
3
N
C
/
A
D
J
5
G
N
D
7
MIC5353
U
102
VCC_VBUS
100n
C102
G
ND
G
ND
47k
R10
1
27k
R10
4
G
ND
33k
R106
2.
2u
F
C103
G
ND
1k
R108
J100
VCC_LEVEL
V
C
C
_R
E
G
U
L
A
T
OR
74
L
VC1T45FW4-7
V
C
C
A
1
V
C
C
B
6
A
3
G
N
D
2
D
I
R
5
B
4
U
106
VCC_P3V3
G
ND
D
B
G
1
CDC_RX
CDC_TX
D
B
G
3
DB
G1_
CT
RL
RE
G_E
NA
BL
E
REG_ENABLE
47k
R10
3
VCC_LEVEL
VCC_LEVEL
VCC_LEVEL
VCC_LEVEL
VCC_LEVEL
47k
R10
2
47k
R10
5
SWCLK
GND
47k
R10
0
GND
DBG2
S
0_0_RX
DBG1_CTRL
DBG0_CTRL
DB
G
3
O
P
E
N
DR
AI
N
T
A
R
G
E
T
A
D
JU
ST
A
B
L
E
R
E
G
U
L
A
T
O
R
SR
ST
D
E
B
U
G
G
E
R
T
E
ST
P
O
IN
T
DB
G2_
CT
RL
VO
FF
CD
C_RX_CTRL
47k
R10
9
DBG1
CD
C_TX_CTRL
CD
C_RX_CTRL
SWCLK
RE
G_A
DJU
ST
DB
G2_
GP
IO
DBG3_CTRL
DBG2_CTRL
UP
DI
UPDI
GPIO
GPIO
RE
SET
Si
gna
l
DB
G
0
DB
G
1
DB
G
2
DB
G
3
IC
SP
Inter
fa
ce
D
A
T
CLK
GPIO
M
CLR
DBG3
C
D
C
T
X
C
D
C
R
X
U
A
R
T
R
X
U
A
R
T
T
X
U
A
R
T
R
X
U
A
R
T
T
X
T
AR
G
E
T
T
AR
G
E
T
1k
R
110
VB
US
_A
DC
1
2
3
DMN65D8LFB
Q101
VC
C
-
-
V
O
F
F
V
TG_ADC
DAC
MIC94163
V
I
N
B
2
V
O
U
T
A
1
V
I
N
A
2
E
N
C
2
G
N
D
C
1
V
O
U
T
B
1
U108
GND
ID_SYS
VTG_E
N
VT
G_E
N
VB
US
_A
DC
SWD
IO
TP101
GND
SWD
IO
VOFF
47k
R11
1
GND
D
E
B
U
G
G
E
R
U
SB
M
IC
R
O
-B
C
O
N
N
E
C
T
O
R
GN
D
USBD_P
USBD_N
1k
R107
VCC_P3V3
SHI
ELD
VBUS
GN
D
4.
7u
F
C100
2
1
G
R
E
E
N
L
E
D
S
ML-P12MTT8
6R
D100
V
B
U
S
1
D
-
2
D
+
3
G
N
D
5
S
H
I
E
L
D
1
6
S
H
I
E
L
D
2
7
I
D
4
S
H
I
E
L
D
3
8
S
H
I
E
L
D
4
9
MU-MB0142AB2-269
J105
V
O
U
T
1
V
O
U
T
2
GN
D
3
E
N
4
V
I
N
6
N
C
5
EP
7
M
IC5
528
-3.
3Y
MT
U101
VCC_VBU
S
VCC_P3V
3
GN
D
2.
2u
F
C101
GN
D
D
E
B
U
G
G
E
R
P
O
W
E
R
/S
T
A
T
U
S
L
E
D
D
E
B
U
G
G
E
R
R
E
G
U
L
A
T
O
R
I
D
_
S
Y
S
1k
R11
2
VCC_P3V3
ID_SYS
ID
P
IN
MC
36213
F1
00
VC
C_VBUS
VCC_EDGE
J101
V
C
C
_T
ARG
ET
SW
D
SW
D
A
T
SWCLK
SWO/GPIO
RE
SET
U
A
R
T
R
X
U
A
R
T
T
X
T
AR
G
E
T
-
47k
R
113
P
ro
gr
am
m
in
g c
on
ne
ct
or
fo
r
fa
ct
or
y
pr
og
ra
m
m
in
g
of
D
eb
ug
ge
r.
MIC5353:
V
in: 2.6V
to
6
V
V
out: 1.25V
to
5
.1
V
Ima
x:
5
00
m
A
Dr
opo
ut
(
typ
ica
l)
: 5
0m
V
@1
50
mA
, 1
60m
V
@
5
00
m
A
A
cc
ur
ac
y:
2
%
in
it
ia
l
T
he
rm
al
s
hu
td
ow
n
an
d
cu
rr
en
t l
im
it
M
ax
im
um
o
ut
pu
t v
ol
ta
ge
is
li
m
it
ed
b
y
th
e
in
pu
t v
ol
tag
e
an
d
the
d
ro
po
ut
vo
lt
ag
e
in
th
e
re
gu
la
to
r.
(V
m
ax
=
V
in
-
d
ro
po
ut
)
J1
00:
-
C
ut
-s
tr
ap
u
se
d
fo
r
fu
ll
s
ep
ar
at
io
n
of
ta
rg
et
p
ow
er
f
ro
m
th
e
le
ve
l s
hi
ft
er
s
an
d
on
-b
oa
rd
r
eg
ul
at
or
s.
- F
or
cu
rr
ent
m
eas
ur
eme
nt
s u
si
ng
an
ex
te
rna
l pow
er
su
pp
ly
, t
hi
s
st
ra
p
co
ul
d
be
c
ut
f
or
m
or
e
ac
cu
ra
te
m
ea
su
re
m
en
ts
. L
ea
ka
ge
b
ac
k
th
ro
ug
h
th
e
sw
it
ch
is
in
th
e
m
ic
ro
a
m
pe
re
r
an
ge
.
J101:
- F
or
cu
rr
ent
m
eas
ur
eme
nt
s u
si
ng
th
e o
n-
boa
rd
po
we
r s
up
ply
, t
hi
s
st
ra
p
m
us
t b
e
cu
t a
nd
a
n
am
m
et
er
c
on
ne
ct
ed
a
cr
os
s.
Ad
ju
sta
bl
e o
ut
put
a
nd
li
m
it
at
ion
s:
-
T
he
d
eb
ug
ge
r
ca
n
ad
ju
st
th
e
ou
tp
ut
v
ol
ta
ge
o
f
th
e
re
gu
la
to
r
be
tw
ee
n
1.
25
V
a
nd
5
.1
V
to
th
e
ta
rg
et
.
-
T
he
le
ve
l s
hi
ft
er
s
ha
ve
a
m
in
im
al
v
ol
ta
ge
le
ve
l o
f
1.
65
V
an
d
w
il
l l
im
it
th
e
m
in
im
um
o
pe
ra
ti
ng
v
ol
ta
ge
a
ll
ow
ed
f
or
th
e
ta
rg
et
to
s
ti
ll
a
ll
ow
c
om
m
un
ic
at
io
n.
-
T
he
o
ut
pu
t s
w
it
ch
h
as
a
m
in
im
al
v
ol
at
eg
e
le
ve
l o
f
1.
70
V
an
d
w
il
l l
im
it
th
e
m
in
im
um
v
ol
ta
ge
d
el
iv
er
ed
to
th
e
ta
rg
et
.
-
F
ir
m
w
ar
e
co
nf
ig
ur
at
io
n
w
il
l l
im
it
th
e
vo
lt
ag
e
ra
ng
e
to
b
e
w
it
hi
n
th
e
th
e
ta
rg
et
s
pe
ci
fi
ca
ti
on
.
-
F
ir
m
w
ar
e
fe
ed
ba
ck
lo
op
w
il
l a
dj
us
t t
he
o
ut
pu
t v
ol
ta
ge
a
cc
ur
ac
y
to
w
it
hi
n
0.
5%
.
MIC5528:
V
in: 2.5V
to
5
.5
V
V
ou
t:
F
ix
ed
3
.3
V
Im
ax
: 5
00m
A
Dr
opo
ut
: 2
60
m
V
@
5
00
m
A
P
T
C
R
es
ett
ab
le
f
us
e:
H
ol
d
cu
rr
en
t:
5
00
m
A
T
ri
p
cu
rr
en
t:
1
00
0m
A
PIC16F15244 Curiosity Nano
Appendix
©
2020 Microchip Technology Inc.
User Guide
DS50003045A-page 31