M5STACK-
CORE2
2020
V0.01
Страница 1: ...M5STACK CORE2 2020 V0 01...
Страница 2: ...Power Management chip and battery ESP32 D0WDQ6 V3 The ESP32 is a dual core system with two Harvard Architecture Xtensa LX6 CPUs All embedded memory external memory and peripherals are located on the d...
Страница 3: ...ing voltage range is 2 6 3 3V working temperature range is 25 55 C Power Management chip is X Powers s AXP192 The operating voltage range is 2 9V 6 3V and the charging current is 1 4A CORE2 equips ESP...
Страница 4: ...TERFACE M5CAMREA Configuration Type C type USB interface support USB2 0 standard communication protocol 2 2 GROVE INTERFACE 4p disposed pitch of 2 0mm M5CAMREA GROVE interfaces internal wiring and GND...
Страница 5: ...iple external QSPI flash and static random access memory SRAM having a hardware based AES encryption to protect the user programs and data ESP32 access external QSPI Flash and SRAM by caching Up to 16...
Страница 6: ...ty data stored in the RTC ULP coprocessor can work Hibernation Mode 8 MHz oscillator and a built in coprocessor ULP are disabled RTC memory to restore the power supply is cut off Only one RTC clock ti...
Страница 7: ...s equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment This equipment should be installed and operated with minimum distance 20cm between the radiator your b...
Страница 8: ...corresponding device select the hardware used click OK to save and wait till it prompts successfully connecting HTTP Complete the above steps then you can start programming with UIFlow For example Acc...
