background image

5

dc1762afb

DEMO MANUAL DC1762A

Figure 4: Demobd Configuration Options

Quick start proceDure

This menu allows any of the options available for the 

LTC2165 family to be programmed serially. The LTC2165 

family has the following options:
Power Down: Selects between normal operation, nap, 

and sleep modes:
•  Normal (Default): Entire ADC is powered, and active.
•  Nap:  ADC  core  powers  down  while  references  stay 

active.

•  Shutdown: The entire ADC is powered down.

Clock Inversion: Selects the polarity of the CLKOUT signal:
•  Normal (Default): Normal CLKOUT polarity
•  Inverted: CLKOUT polarity is inverted
Clock Delay: Selects the phase delay of the CLKOUT signal:
•  None (Default): No CLKOUT delay
•  45 deg: CLKOUT delayed by 45 degrees
•  90 deg: CLKOUT delayed by 90 degrees
•  135 deg: CLKOUT delayed by 135 degrees
Clock Duty Cycle: Enables or disables duty cycle stabilizer
•  Stabilizer off (Default): Duty cycle stabilizer disabled
•  Stabilizer on: Duty cycle stabilizer enabled
Output Current: Selects the LVDS output drive current
•  1.75mA (Default): LVDS output driver current
•  2.1mA: LVDS output driver current
•  2.5mA: LVDS output driver current
•  3.0mA: LVDS output driver current
•  3.5mA: LVDS output driver current
•  4.0mA: LVDS output driver current
•  4.5mA: LVDS output driver current
Internal Termination: Enables LVDS internal termination
•  Off (Default): Disables internal termination
•  On: Enables internal termination
Outputs: Enables digital outputs
•  Enabled (Default): Enables digital outputs 
•  Disabled: Disables digital outputs

Содержание DC1762A

Страница 1: ...tp www linear com demo Table 1 DC1762A Variants DC1762A VARIANTS ADC PART NUMBER RESOLUTION MAXIMUM SAMPLE RATE INPUT FREQUENCY 1762A A LTC2165 16 Bit 125Msps 5MHz to 140MHz 1762A B LTC2164 16 Bit 105Msps 5MHz to 140MHz 1762A C LTC2163 16 Bit 80Msps 5MHz to 140MHz 1762A D LTC2162 16 Bit 65Msps 5MHz to 140MHz 1762A E LTC2161 16 Bit 40Msps 5MHz to 140MHz 1762A F LTC2160 16 Bit 25Msps 5MHz to 140MHz ...

Страница 2: ... to a PC DC1762 Demonstration Circuit Board Jumpers The DC1762A demonstration circuit board should have the following jumper settings as default positions as per Figure 1 JP2 PAR SER Selects parallel or serial programming mode default serial JP3 Duty Cycle Stabilizer enables disables duty cycle stabilizer default enable JP4SHDN EnablesanddisablestheLTC2165 default enable JP5 NAP Enables and disabl...

Страница 3: ...ased on a Gallium Arsenide Gain block prior to the final filter This is particularly true at higher frequencies where IC based operational amplifiers may be unable to deliver the combination of low noise figure and High IP3 point required A high order filter can be used prior to this final amplifier and a relatively lower Q filter used between the amplifier and the demo circuit Apply the analog in...

Страница 4: ... and use the following configuration options see Figure 2 Manual Configuration settings Bits 16 Alignment 16 FPGA Ld DDR LVDS Channs 2 Bipolar Unchecked Positive Edge Clk Unchecked If everything is hooked up properly powered and a suit able convert clock is present clicking the Collect button should result in time and frequency plots displayed in the PScope window Additional information and help f...

Страница 5: ...one Default No CLKOUT delay 45 deg CLKOUT delayed by 45 degrees 90 deg CLKOUT delayed by 90 degrees 135 deg CLKOUT delayed by 135 degrees ClockDutyCycle Enablesordisablesdutycyclestabilizer Stabilizer off Default Duty cycle stabilizer disabled Stabilizer on Duty cycle stabilizer enabled Output Current Selects the LVDS output drive current 1 75mA Default LVDS output driver current 2 1mA LVDS output...

Страница 6: ...between 101 0101 1010 0101 and 010 1010 0101 1010 on alternat ing samples Alternating Digitaloutputsalternatebetweenall1 sand all 0 s on alternating samples Alternate Bit Alternate Bit Polarity ABP Mode Off Default Disables alternate bit polarity On Enables alternate bit polarity Before enabling ABP be sure the part is in offset binary mode Randomizer Enables Data Output Randomizer Off Default Dis...

Страница 7: ... J5 J7 J9 Connector BNC SMA 50Ω Edge Lanch E F Johnson 142 0701 851 16 2 L1 L5 Inductor 0603 56µH 5 Murata LQP18MN56NG02D 17 3 L2 L3 L4 Ferrite Bead 1206 Murata BLM31PG330SN1L 18 1 RN2 Resistor Array 33Ω Vishay CRA04SS08333R0JTD 19 2 R1 R2 Resistor 0402 49 9Ω 1 1 16W Vishay CRCW040249R9FKED 20 0 R4 R5 Resistor 0402 5 1Ω 1 1 16W Option Vishay CRCW04025R10FNED Option 21 1 R6 Resistor 0402 10kΩ 5 1 1...

Страница 8: ... 1 1 Macom MABA 007159 000000 38 1 U1 IC EEPROM Microchip Tech 24LC025 I ST 39 1 U2 Refer to Schematic Table Linear Technology 40 1 U3 IC FIN1108 Fairchild FIN1108 41 2 U4 U6 IC Adjustable 1 1A Regulators Linear Technology LT3080EDD 42 1 U5 IC 8 Bit I 0 Expander Philips Semi PCF8574TS 3 43 1 U8 IC LVDS Single Port High Speed Repeater Fairchild FIN1101K8X 44 5 JP2 JP3 JP4 JP5 JP6 Shunt 2mm Samtec 2...

Страница 9: ...BA 007159 000000 5 3 2 4 1 R47 0 R47 0 R33 1K R33 1K T1 MABA 007159 000000 T1 MABA 007159 000000 R30 100 R30 100 C28 0 1uF C28 0 1uF J7 ENC J7 ENC C39 22pF C39 22pF C32 0 1uF C32 0 1uF C20 0 1uF C20 0 1uF C17 2 2uF C17 2 2uF R16 100 R16 100 R28 0 R28 0 P1 EDGE CON 100 P1 EDGE CON 100 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80...

Страница 10: ...INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE EXCEPT TO THE EXTENT OF THIS INDEMNITY NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT SPECIAL INCIDENTAL OR CONSEQUENTIAL DAMAGES The user assumes all responsibility and liability for proper and safe handling of the goods Further the user releases LTC from all claims arising from the handling or use of the...

Страница 11: ...ouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery Lifecycle Information Analog Devices Inc DC1762A E DC1762A D DC1762A B DC1762A F DC1762A A DC1762A C DC1762A G DC1762A H ...

Отзывы: