LG Flatron L1510BF, Руководство по обслуживанию

Страница: 11 / 30

DESCRIPTION OF BLOCK DIAGRAM
- 9 -
1. Video Controller Part.
This part amplifies the level of video signal for the digital conversion and converts from the analog video signal to
the digital video signal using a pixel clock.
The pixel clock for each mode is generated by the PLL.
The range of the pixel clock is from 25MHz to 78.75MHz.
This part consists of the Scaler, ADC and TMDS receiver .
The Scaler gets the video signal converted analog to digital, interpolates input to 1024 x 768 resolution signal and
outputs 8-bit R, G, B signal to transmitter.
2. Power Part.
This part consists of the two 3.3V regulator to convert power which is provided 12V, 5V in Power board and Micom.
3.3V is provided for LCD panel.
Also, 5V is converted 3.3V by regulator and 3.3V is converted 1.8V by scaler & KTA1273.
Converted power is provided for IC in the main board.
3. MICOM Part.
This part consists of EEPROM IC which stores control data and the Micom.
The Micom distinguishes polarity and frequency of the H/V sync are supplied from signal cable.
The controlled data of each modes is stored in EEPROM.