LG EzSign 42LD452B, Руководство по обслуживанию

Страница: 22 / 50

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
1 0 4 0 6 0 - 6 0 1 7
P702
MINI_LVDS
1 GND
2 Z_OUT
3 CLK1
4 CLK2
5 CLK3
6 CLK4
7 CLK5
8 CLK6
9 VGI_N
10 VGI_P
11 VGH_ODD
12 VGH_EVEN
13 VSS
14 VST
15 GND
16 VCOM_FB
17 VCOM_IN
18 GND
19 VDD
20 VDD
21 HALF_VDD
22 HALF_VDD
23 GND
24 VCC
25 VCC
26 GND
27 RV0+
28 RV0-
29 RV1+
30 RV1-
31 RV2+
32 RV2-
33 RVCLK+
34 RVCLK-
35 RV3+
36 RV3-
37 RV4+
38 RV4-
39 RV5+
40 RV5-
41 GND
42 SOE
43 POL
44 VST_IN
45 H_CONV
46 OPT_N
47 GND
48 GMA18
49 GMA16
50 GMA15
51 GMA13
52 GMA12
53 GMA10
54 GMA9
55 GMA7
56 GMA6
57 GMA4
58 GMA3
59 GMA1
60 GND
61
.
0
OPT
R714
VGI_N
RXB4-
Z_OUT
VCOMLFB
0
NON_GIP
R753
10uF
MINI_LVDS
C702
0 NON_GIP R770
SOE
RXA4+
GMA16
I2C_SCL
0
NON_GIP
R749
120-ohm
WAFER_HD
L701
HVDD
CLK3
RXACK+
RXC3-
RXB2+
GSP/GVST_I
10uF
MINI_LVDS
C705
VST
0 R717
OPT
3.3K
R703
MINI_LVDS
0
NON_SCAN
R713
RXC0+
RXC2+
RXD4+
I2C_SDA
0
NON_GIP
R752
RXB3+
RXA2-
VDD_LCM
33 R707
240Hz/3D
RXA3-
VGH_M
(+25V)
1000pF
50V
C709
WAFER_FHD
RXD0-
RXC0+
CLK4
SCAN_BLK1/OPC_OUT
RXC1-
RXD1-
VCOML
0
OPT
R721
RXB0-
RXC1-
120-ohm
3D
L703
1 0 4 0 6 0 - 6 0 1 7
P701
MINI_LVDS
1 GND
2 GMA1
3 GMA3
4 GMA4
5 GMA6
6 GMA7
7 GMA9
8 GMA10
9 GMA12
10 GMA13
11 GMA15
12 GMA16
13 GMA18
14 GND
15 OPT_N
16 H_CONV
17 VST_IN
18 POL
19 SOE
20 GND
21 LV0+
22 LV0-
23 LV1+
24 LV1-
25 LV2+
26 LV2-
27 LVCLK+
28 LVCLK-
29 LV3+
30 LV3-
31 LV4+
32 LV4-
33 LV5+
34 LV5-
35 GND
36 VCC
37 VCC
38 GND
39 HALF_VDD
40 HALF_VDD
41 VDD
42 VDD
43 GND
44 VCOM_IN
45 VCOM_FB
46 GND
47 VST
48 VSS
49 VGH_EVEN
50 VGH_ODD
51 VGI_P
52 VGI_N
53 CLK6
54 CLK5
55 CLK4
56 CLK3
57 CLK2
58 CLK1
59 Z_OUT
60 GND
61
.
GMA9
10uF
16V
OPT
C700
OPC_EN
RXA1+
GOE/GCLK1_I
RXC0-
10K
BIT_SEL_LOW
R709
RXB0+
RXA3-
HVDD
RXC0-
TF05-41S
P704
WAFER_FHD_120HZ
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
GMA7
RXA2-
POL
RXDCK+
RXC4-
0 NON_GIP R768
RXBCK-
RXBCK+
GMA6
CLK4
VCOMRFB
0 R716
WAFER_HD
VGL
( - 5 V )
RXA1-
0 GIP R729
GMA13
PANEL_VCC
0 NON_GIP R772
33 R708
240Hz/3D
3.3K
R700
MINI_LVDS
0MINI_LVDS R754
PANEL_VCC
GMA16
PANEL_VCC
RXA3+
33 R706
240Hz
0 . 0 1 u F
50V
C708
MINI_LVDS
PWM_DIM
GMA12
RXA4-
RXA2+
VCC_LCM
RXB2-
GMA4
RXC4-
RXA0-
GMA4
RXA1+
PWM_DIM
OPC_EN
RXB4+
RXA3+
VCC_LCM
GMA9
VDD_LCM
FRC_RESET
RXD1+
RXCCK+
VGL
( - 5 V )
RXD3-
GMA18
VDD_ODD
RXD1+
RXC2-
CLK2
RXB0-
RXACK+
RXC3-
VCC_LCM
10uF
16V
C711
MINI_LVDS
+3.3V_Normal
0 NON_GIP R769
CLK1
VGL_I
RXA1+
GMA7
0 R728
OPT
RXB3+
0 GIP R701
VGI_N
10K
LVDS_SEL_LOW
R711
3.3K
LVDS_SEL_HIGH
R712
GMA3
SCAN_BLK2
33
3D
R704
Z_OUT
10uF
16V
C712
MINI_LVDS
GMA15
GMA10
3.3K
NON_GIP
R773
VST
0 . 1 u F
16V
C701
MINI_LVDS
0
NON_GIP
R748
GMA10
RXC3+
VGI_P
0
OPT
R724
RXD0+
0 NON_GIP
R745
RXCCK-
RXA0+
GMA3
VDD_ODD
POL
RXC4+
RXD0-
1000pF
50V
3D
C714
CLK5
RXB2-
0 . 1 u F
16V
C706
MINI_LVDS
120-ohm
WAFER_FHD
L702
/3D_FPGA_RESET
GMA18
VCC_LCM
RXB3-
CLK2
0 NON_GIP
R771
GMA13
VDD_EVEN
RXB1+
0 . 1 u F
16V
3D
C715
0 GIP R765
GMA6
+3.3V_Normal
RXA0+
GSC/GCLK3_I
RXB1-
CLK6
0
NON_GIP
R750
3.3K
LVDS_SEL_HIGH
R705
RXA0+
RXA0-
VDD_EVEN
RXB3-
GMA12
H_CONV
0 . 1 u F
50V
C707
MINI_LVDS
RXD0+
RXC1+
10K
LVDS_SEL_LOW
R710
CLK1
RXA2+
RXD4-
VCOMR
0 . 0 1 u F
50V
C703
MINI_LVDS
RXA1-
RXB4-
GMA1
FF10001-30
P705
WAFER_HD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
RXC4+
VCC_LCM
0 . 1 u F
16V
C710
WAFER_FHD
CLK3
RXC2-
RXDCK-
H_CONV
0
NON_GIP
R751
0
OPT
R723
VGL_I
RXD2+
0 NON_GIP R767
10uF
16V
OPT
C713
RXACK-
0 . 1 u F
50V
C704
MINI_LVDS
SOE
RXB0+
RXC1+
TF05-51S
P703
WAFER_FHD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
RXB1+
VGI_P
RXA1-
CLK5
RXD2-
GSP/GVST_I
OPC_OUT
33
3D
R702
RXA0-
GMA15
RXC3+
RXACK-
RXD1-
RXB1-
3D_POWER_EN
RXB4+
RXC2+
GMA1
CLK6
0 R720
OPT
RXB2+
RXD3+
1 0 u F / 2 5 V ( 3 2 1 6 )
LVDS_SEL
BIT_SEL
LVDS_SEL
[ 3 0 P i n L V D S C o n n e c t o r ]
(For HD 60Hz_Normal)
[LEFT FFC Connector]
( 6 0 P i n M i n i - L V D S )
[ 5 1 P i n L V D S C o n n e c t o r ]
( F o r F H D 6 0 / 1 2 0 H z )
[ R i g h t F F C C o n n e c t o r ]
( 6 0 P i n M i n i - L V D S )
[ 4 1 P i n L V D S C o n n e c t o r ]
( F o r F H D 1 2 0 H z )
1 0 u F / 2 5 V ( 3 2 1 6 )
11
GP2_Saturn7M
LVDS
PStoPDF trial version. http://www.oakdoc.com