![Kia LAC-M5530EK Скачать руководство пользователя страница 26](http://html1.mh-extra.com/html/kia/lac-m5530ek/lac-m5530ek_service-manual_1963640026.webp)
- 2-21 -
Pin
Name
Input Function
CLK
System Clock
Active on the positive going edge to sample all inputs.
CS
Chip Select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and L(U)DQM.
Masks system clock to freeze operation from the next clock cycle. CKE
CKE
Clock Enable
should be enabled at least one cycle prior to new command. Disable input
buffers for power down in standby.
A0~A10/AP
Address
Row/Column addresses are multiplexed on the same pins. Row address:
RA0~RA10, column address: CA0~CA7
BA
Bank Select Address
Selects bank to be activated during row address latch time. Selects bank for
read/write during column address latch time.
RAS
Row Address Strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column Address Strobe
Latches column addresses on the positive going edge of the CLK with CAS
low. Enables column access.
WE
Write Enable
Enables write operation and row precharge. Latches data in starting from
CAS, WE active.
L(U)DQM
Data Input / Output Mask
Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks
data input when L(U)DQM active.
DQ0~15
Data Input / Output
Data inputs/outputs are multiplexed on the same pins.
VDD/VSS
Power Supply/Ground
Power and ground for the input buffers and the core logic.
VDDQ/VSSQ
Data Output Power/Ground
Isolated power supply and ground for the output buffers to provide improved
noise immunity.
N.C/RFU
No Connection/
This is recommended to be left No Connection on the
Reserved for Future Use
device.
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1
2
3
4
5 6
7
8
9
10
11
12
13
14
+
+
—
+
—
+
—
+
—
+
—
7.5k
7.5k
7.5k
7.5k
LOADING PRE
FWE REV
X3
POWER
SAVE
16k
16k
16k
16k
PREVCC
(PRE. LODING)
PREVCC12
(CH1. CH2)
CD1~
CB4
MUTE
POWVCC34
(CH3, CH4)
10k
10k
10k
10k
10k
10k
10k
10k
LEVEL
SHIFT
LEVEL
SHIFT
LEVEL
SHIFT
LEVEL
SHIFT
10k
10k
10k
10k
10k
10k
3) PIN FUNCTION TABLE
■
IC504 BA5810FM
Содержание LAC-M5530EK
Страница 8: ... 2 3 3 CD PART ...
Страница 9: ... 2 4 READING DISPLAY CHECK ONLY CD DISPLAY ...
Страница 10: ... 2 5 READING OK CHECK NO DISC DISPLAY ...
Страница 11: ... 2 6 READING OK CHECK A NO DISC DISPLAY ...
Страница 12: ... 2 7 READING OK CHECK B NO DISC DISPLAY ...
Страница 13: ... 2 8 READING OK CHECK C NO DISC DISPLAY ...
Страница 14: ... 2 9 READING OK CHECK D NO DISC DISPLAY ...
Страница 15: ... 2 10 READING OK CHECK E NO DISC DISPLAY ...
Страница 18: ... 2 13 IC401 PD784214A 1 PORT ASSIGNMENT INTERNAL BLOCK DIAGRAM of ICs ...
Страница 21: ... 2 16 IC501 MN6627933CG ...
Страница 22: ... 2 17 1 BLOCK DIAGRAM ...
Страница 27: ... 2 22 IC505 AMC1117 1 BLOCK DIAGRAM ...
Страница 28: ... 2 23 IC601TDA7348D ...
Страница 29: ... 2 24 IC801 TB2903HQ ...
Страница 30: ... 2 25 IC901 PT6524 1 BLOCK DIAGRAM 2 PIN CONFIGURATION ...
Страница 31: ... 2 26 ...
Страница 32: ...2 27 2 28 BLOCK DIAGRAM ...
Страница 33: ...2 29 2 30 SCHEMATIC DIAGRAM 1 MAIN SCHEMATIC DIAGRAM ...
Страница 34: ...2 31 2 32 2 FRONT SCHEMATIC DIAGRAM ...
Страница 35: ...2 33 2 34 3 CDP SCHEMATIC DIAGRAM ...
Страница 36: ...2 35 2 36 PRINTED CIRCUIT DIAGRAM 1 MAIN P C BOARD ...
Страница 37: ...2 37 2 38 2 FRONT P C BOARD ...
Страница 38: ...2 39 2 40 2 FRONT P C BOARD ...
Страница 39: ...2 41 2 42 3 CDP P C BOARD TOP 3 CDP P C BOARD BOTTOM ...
Страница 40: ...2 43 2 44 5 LED P C BOARD BOTTOM 5 LED P C BOARD TOP 4 TRIM P C BOARD BOTTOM 4 TRIM P C BOARD TOP ...