Keithley KPCI-PDISO8A, Руководство пользователя

Страница: 55 / 72

Keithley Instruments, Inc.
Cleveland, Ohio 44139
DRN.
CKD.
APP.
DATE
DATE
DATE
PART NUMBER
LTR REVISIONS APP. DATE
FORM 28777A-SBG
BRUNING 40-21 62198-SBG
PURCHASED ITEM
SPECIFICATIONS
SPEC-KPCIPIO32IOA
A 26816 Rel SZ 1-15-02
B 26946 Rev SZ 2-22-02
HW 1-15-02
SK
1-15-02
HW 2/27/02
Rev B
Page
3
Board Address Mapping
Offset (byte) Content Description
BADDRx 0 Port A Read Only – Input Register
1 Port B Read Only (KPCI-PIO32IOA Only)
2 NA
3 Control Latching control (R/W)
4 Port A’ Readback / Write – Output Register
5 Port B’ Readback / Write (KPCI-PIO32IOA Only)
6 NA
7 NA
…
34 - 37 FW Rev ASCII format: “A0xx” (Read Only)
38 - 3A INT CSR Interrupt Control Register (R/W)
3B NA
0x03
Control Byte Format :
-- Bit 7 - This bit to be ignored.
-- Bit 6 - Access Mode Select – For B5 and B6 see table below.
-- Bit 5 - Access Mode Select – For B5 and B6 see table below.
-- Bit 4:0 - These bits to be ignored.
B6 B5 (Control byte)
0 0 – No input latching on rising interrupt edge.
0 1 – Latch group inputs on rising interrupt edge.
1 0 – No input latching on falling interrupt edge.
1 1 – Latch group inputs on falling interrupt edge.
0x38
Interrupt Status Register Format : (DWord Access)
(Taken from the AMCC Architecture – used on KPCI-PIOs and KPCI-3160)
--
Bit 23 – Interrupt missed =1 for missed interrupt. Write 1 to acknowledge/clear.
--Bit 22:18 – These bits to be ignored.
--
Bit 17 – Interrupt pending = 1 for pending interrupt. Write 1 to acknowledge/clear.
--Bit 16 – This bit to be ignored.
---------------
--Bit 15:13 – These bits to be ignored.
--
Bit 12 – Interrupt enable = 1, HW Interrupts enabled, 0 = HW Interrupts disabled.
--Bit 11:08 – These bits to be ignored.
---------------
--Bit 7 – This bit to be ignored.
--
Bit 6 – Interrupt polarity select = 1 for falling edge, Write 0 for rising edge.
--Bit 5:0 – These bits to be ignored.
(x = 0 or 1) IO mapped use BADDR0. Memory mapped use BADDR1.