PCIe/PXIe-6301 Series |
| 42
7.
Appendix
System Diagram
Multiplexer
Multiplexer
Multiplexer
Multiplexer
ADC0
ADC1
ADC2
ADC3
DDR
FPGA
F
ront
-pan
lel
I
nt
e
rf
ac
e
Ch0-Ch4/Ch0-Ch7
Ch5-Ch9/Ch8-Ch15
Ch10-Ch14/Ch16-Ch23
Ch15-Ch19/Ch24-Ch31
Figure 27 PCIe/PXIe-6301 System Diagram
Figure 27 shows the system diagram of the PCIe/PXIe-6301. The system is mainly
composed of ADC, DDR and FPGA control modules. The FPGA-based driver code
provides a stable and efficient PCIe / PXIe / USB interface.
6301 has four ADCs, which
can work alone or together depending on channel configuration. Each ADC is
responsible for the measurement of one group of 5/8 channels (depending on channel
topology, i.e. 3-wire or 4-wire) and selects one of the 5/8 channels through the
multiplexer at the rising or falling edge of AD conversion clock, as shown in Figure 13.
PT100 Temperature/Reisitance Table