35
SSI_TRIG1
(Output)
Two
Two = 3-4 TIMEBASE Clocks
SSI_TRIG1
(Input)
Twi
Twi = 20 ns minimum
Figure 3-21: SSI_TRIG1 Input and Output Timing Characteristics
3.7.3 SSI_TRIG2 and SSI_START_OP
As an output, the SSI_TRIG2 signal is a clocked SSI_TRIG1 signal by TIMEBASE, as illustrated
in Figure 3-22.
SSI_TRIG1
Tw
Tw = 2 TIMEBASE Clocks
TIMEBASE
SSI_TRIG2
Figure 3-22: SSI_TRIG2 Output Timing
As an input, the PCI/PXI-69816/26/46 accepts the SSI_TRIG2 signal to be the source of
a one-clock delayed trigger event. The controller on the PCI/PXI-69816/26/46 will then
compensate the one clock delay if using SSI_TRIG2 as the source of trigger event. The signal
is configured in the rising edge-detection mode.