JVC XV-F80BK - Progressive-Scan DVD Player, Руководство по обслуживанию

Страница: 40 / 100

XV-F80BK/XV-F85GD
1-40
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
I
I
I
I
I
-
I
I
I
I
-
I/O
I/O
O
I
I/O
I/O
I/O
-
I/O
I/O
I/O
O
-
O
O
O
I
I
I
-
I
I
-
O
O
O
O
O
I
O
O
I
I
I
I
-
I
CPUADR5
CPUADR4
CPUADR3
CPUADR2
CPUADR1
VSS
CPUADR0
NCS
NWR
NRD
VDD
CPUDT7
CPUDT6
PVPPDRAM
PTESTDRAM
PVDDDRAM
PVSSDRAM
CPUDT5
CPUDT4
CPUDT3
VSS
CPUDT2
CPUDT1
CPUDT0
CLKOUT1
VDD
TEHLD
DTRD
IDGT
BDO
CPDET2
CPDET1
VSS
MMOD
NRST
VDD
CLKOUT2
SBCK/PLLOK
IDOHOLD
JMPINH
LG
NTRON
DACDATA
DACLRCK
DACCLK
IPFLAG
BLKCK
LRCK
VSS
OSCI1
Pin No.
Symbol
I/O
Description
3.Pin function (2/3)
System control address
System control address
System control address
System control address
System control address
Connect to GND
System control address
System control chip select
Writing system control
Reading system control
Power supply 3V
System control data
System control data
Connect to VSS
Connect to VSS
Connect to VDD(2.7V)
Connect to VSS
System control data
System control data
System control data
Connect to GND
System control data
System control data
System control data
Clock signal output (16.9/11.2/8.45MHz)
Power supply 3V
Mirror gate (Connect to TP141)
Data frequency control switch (Connect to TP304)
CAPA switch
RF Dropout/BCA data
Outer capacity detection
Inner capacity detection
Connect to GND
Connect to VSS
System reset
Power supply 3V
Clock 16.9MHz
Flame mark detection
ID gate for tracking holding
Jump prohibition
Land/group switch
Tracking ON
Serial data output (Connect to TP148)
Identification signal of L and R (Connect to TP149)
Clock for serial data output
Input of IP flag
Sub code/block/input clock
Identification signal of L and R (Connect to VSS)
Connect to GND
Oscillation input terminal 16.9MHz