TH-A10R/TH-A10
1-55
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
Pin No.
Pin No.
Symbol
Symbol
I/O
I/O
Function
Function
VDATA1
I-VDD
VDATA2
I-VSS
TEST-PIN6
VDATA3
E-VDD
VDATA4
E-VSS
VDATA5
TEST-PIN7
VDATA6
VDATA7
TEST-PIN8
HSYNC
VSYNC
IEC-958
E-VDD
DA-DATA0
E-VSS
DA-DATA1
DA-DATA2
DA-DATA3
DA-LRCK
DA-BCK
I-VDD
DA-XCK
I-VSS
DAI-DATA
DAI-LRCK
DAI-BCK
TEST-PIN9
CLK-SEL
A-VDD
VCLK
SYSCLK
A-VSS
DVD-DATA0
E-VDD
DVD-DATA1
E-VSS
DVD-DATA2
DVD-DATA3
DVD-DATA4
DVD-DATA5
DVD-DATA6
DVD-DATA7
TEST-PIN10
V-REQUEST
V-STROBE
I-VDD
A-REQUEST
I-VSS
V-DACK
E-VDD
SECT-SYNC
E-VSS
ERROR
HOST-SEL
HADDR0
HADDR1
HADDR2
DTACK-SEL
CS
R/W
RD
DVD image signal output
Power supply
DVD image signal output
Connect to GND
Test pin
DVD image signal output
Power supply
DVD image signal output
Connect to GND
DVD image signal output
Test pin
DVD image signal output
DVD image signal output
Test pin
Horizontal synchronous signal output
Vertical synchronous signal output
Digital audio data output
Power supply
Data output to IC702
Connect to GND
Data output to IC702
Data output to IC702
Data output to IC702
L/R clock output to IC702
Bit clock output to IC702
Power supply
Non connect
Connect to GND
Connect to TP501
L/R clock input from IC702
Bit clock input from IC702
Test pin
Connect to GND
Connect to TP507
Dot clock signal output (27MHz)
Connect to TP505
Connect to GND
ATAPI data I/O to IC301
Power supply
ATAPI data I/O to IC301
Connect to GND
ATAPI data I/O to IC301
ATAPI data I/O to IC301
ATAPI data I/O to IC301
ATAPI data I/O to IC301
ATAPI data I/O to IC301
ATAPI data I/O to IC301
Test pin
Master/Sleave Selection for ATAPI
Host address for ATAPI
Power supply
Connect to TP539
Connect to GND
Host interrupt input for ATAPI
Power supply
Host write for ATAPI
Connect to GND
Connect to GND
Connect to GND
System control address input
System control address input
System control address input
Connect to GND
Chip select for ZIVA
Write enable
Read enable
Pin Function (3/3)
O
-
O
-
-
O
-
O
-
O
-
O
O
-
I/O
I/O
O
-
O
-
O
O
O
O
O
-
-
-
-
I
I
-
-
-
I/O
-
-
I
-
I
-
I
I
I
I
I
I/O
-
O
I
-
-
-
I
-
I
-
-
-
I
I
I
-
I
I
I
Содержание RM-STHA10EC
Страница 57: ...TH A10R TH A10 1 57 QLF0049 001 DI831 FL DISPLAY TUBE Internal connection of FL display tube ...
Страница 58: ...TH A10R TH A10 1 58 ...
Страница 72: ...6 5 4 3 2 1 B C D E F G H I J A 7 TH A10R TH A10 2 14 Power supply section ...
Страница 73: ...6 5 4 3 2 1 B C D E F G H I J A 7 TH A10R TH A10 2 15 Voltage value section ...
Страница 76: ...6 5 4 3 2 1 B C D E F G H I J A 7 TH A10R TH A10 2 18 Surface side view Bottom side view Front panel board ...
Страница 77: ...6 5 4 3 2 1 B C D E F G H I J A 7 TH A10R TH A10 2 19 Audio Video board ...
Страница 78: ...6 5 4 3 2 1 B C D E F G H I J A 7 TH A10R TH A10 2 20 Main board Surface side view Bottom side view ...
Страница 79: ...6 5 4 3 2 1 B C D E F G H I J A 7 TH A10R TH A10 2 21 Powered subwoofer board SP PWA10 1 2 ...
Страница 80: ...6 5 4 3 2 1 B C D E F G H I J A 7 TH A10R TH A10 2 22 Powered subwoofer board SP PWA10 2 2 ...
Страница 82: ...3 2 TH A10R TH A10 ...
Страница 113: ...3 33 TH A10R TH A10 ...