![Isee IGEPv2 BOARD Скачать руководство пользователя страница 42](http://html1.mh-extra.com/html/isee/igepv2-board/igepv2-board_hardware-reference-manual_2092478042.webp)
IGEPv2 BOARD HARDWARE USER MANUAL v1.20
ISEE 2007 SL. All rights reserved, IGEP® is a registered trademark from ISEE 2007 SL. The following is
provided for informational purposes only.
DOCUMENT FROM ISEE 2007 S.L. MAN-PR-IGEP.0020-001.20.HW_RC 10/1/2010
42
indicates which MUX mode must be set for each pin to make the respective signals
accessible on the pins of the OMAP3530.
Signal
MUX:0
MUX:2
MUX:4
DVI_DATA0
DATA0
UART1_CTS
GPIO70
DVI_DATA1
DATA1
UART1_RTS
GPIO71
DVI_DATA2
DATA2
-
GPIO72
DVI_DATA3
DATA3
-
GPIO73
DVI_DATA4
DATA4
UART3_RX
GPIO74
DVI_DATA5
DATA5
UART3_TX
GPIO75
DVI_DATA6
DATA6
UART1_TX
GPIO_76
DVI_DATA7
DATA7
UART1_RX
GPIO_77
DVI_DATA8
DATA8
-
GPIO_78
DVI_DATA9
DATA9
-
GPIO_79
DVI_DATA10
DATA10
-
GPIO79
DVI_DATA11
DATA11
-
GPIO81
DVI_DATA12
DATA12
-
GPIO82
DVI_DATA13
DATA13
-
GPIO83
DVI_DATA14
DATA14
-
GPIO84
DVI_DATA15
DATA15
-
GPIO85
DVI_DATA16
DATA16
-
GPIO86
DVI_DATA17
DATA17
-
GPIO87
DVI_DATA18
DATA18
-
GPIO88
DVI_DATA19
DATA19
-
GPIO89
DVI_DATA20
DATA20
-
GPIO90
DVI_DATA21
DATA21
-
GPIO91
DVI_DATA22
DATA22
-
GPIO92
DVI_DATA23
DATA23
-
GPIO93
I2C3_SCL
I2C3_SCL
-
GPIO184
I2C3_SDA
I2C3_SDA
-
GPIO185
Table 2 IGEPv2 revision B and C JA41 connector mux
The schematic below illustrate the pin out of the connectors.
Figure 42 IGEPv2 revision C Schematic JA41