IGEP
TM
SMARC iMX6
Hardware Reference Manual
ISEE 2007 S.L. All rights reserved, IGEP is a registered trademark from ISEE 2007 S.L. The following is provided for informational purposes only.
NIF:ESB64377005 Document:
MAN-IGEP0046-001
/ Revision:
1.3
/ Date:
23/06/2016
21
4.6
I2C: INTER-INTEGRATED CIRCUIT INTERFACE
The IGEP
TM
SMARC iMX6 module can be connected to other peripheral devices by four I2C serial buses. There
are eight pins in the SMARC-314 that may be used for this application: I2C_CAM_DAT, I2C_CAM_CK,
I2C_GP_DAT, I2C_GP_CK, I2C_LCD_DAT, I2C_LCD_CK, I2C_PM_DAT and I2C_PM_CK.
The IGEP SMARC iMX6 uses a 1V8 voltage levels for I2C buses. In some cases, bidirectional voltage translators
should be necessary to adapt voltage levels between ICs. It is important to say that an EEPROM is connected
to I2C3.(address 0x50) and MMPF0100 is connected to I2C2 (address 0x08).
In the next example (page 46 of SMARC Design Guide V_IO=1V8).
Figure 14 I2C example: EEPROM connection
Pin
Volt
Level
Dev
Pin
Main Function
Main
MUX
Type
Fixed
Function
Comments
1
ST
I2C
S5
1V8
H20
I2C_CAM_CK
6
IO
YES
I2C1 bus clock. This signal has a 1K5 PU resistor.
S7
1V8
G23
I2C_CAM_DAT
1
IO
YES
I2C1 bus data. This signal has a 1K5 PU resistor.
2
ND
I2C
S48
1V8
F21
I2C_GP_CK
6
IO
YES
I2C3 bus clock. This signal has a 1K5 PU resistor.
S49
1V8
D24
I2C_GP_DAT
6
IO
YES
I2C3 bus data. 0x50 is used. This signal has a 1K5 PU resistor.
3
RD
I2C
P121
1V8
U5
I2C_PM_CK
4
IO
YES
I2C2 bus clock. This signal has a 1K5 PU resistor.
P122
1V8
T7
I2C_PM_DAT
4
IO
YES
I2C2 bus data. 0x08 is used. This signal has a 1K5 PU resistor.
4
RD
I2C
S139
1V8
E15
I2C_LCD_CK
9
IO
YES
I2C4 bus clock. This signal has a 1K5 PU resistor. Solo/DualLite
version.
H20
6
IO
YES
I2C1 bus clock. This signal has a 1K5 PU resistor. Dual/Quad
version.
S140
1V8
D16
I2C_LCD_DAT
9
IO
YES
I2C4 bus data. This signal has a 1K5 PU resistor. Solo/DualLite
version.
G23
1
IO
YES
I2C1 bus data. This signal has a 1K5 PU resistor. Dual/Quad
version.
Table 10 I2C pins