manualshive.com logo in svg

Intel Quark SE C1000, Руководство по платформе

Поделиться
Скачать
Intel Quark SE C1000 Скачать руководство пользователя страница 59

Termination of Unused Pins 

Intel® Quark™ SE Microcontroller C1000 

June 2017 

Platform Design Guide 

Document Number: 334715-004EN 

59 

Figure 32.  I

2

C Pin Termination Example (External Pull-up Resistor) 

I2C0_SDA

B12

3 kΩ

R

PU

Intel® Quark

  

SE 

Microcontroller 

C1000

BGA 144 Package

VCC

14.2.4

 

UART Pin Termination 

UART is in idle state when both its lines are set to HIGH. To prevent the transmitter 
pin from floating during reset or power up, both UART input (RXD) and output (TXD) 
pins could be terminated by connecting them to VCC through pull-up, for example, 
10 kΩ resistors. 

Figure 33

 illustrates this termination. 

Figure 33.  UART Pin Termination Example 

UART0_RXD_AIN_18

E8

Intel® Quark

  

SE 

Microcontroller 

C1000

BGA 144 Package

10 kΩ

R

PU

UART0_TXD_GPIO_31

10 kΩ

R

PU

E9

VCC

14.2.5

 

JTAG Pin Termination 

The specification of IEEE 1149.1 standard requires all JTAG pins to be connected to 
their internal termination. Therefore, there is no need to terminate unused JTAG 
pins. For extra safety, however, the JTAG pins could be terminated externally. 

Figure 34

 illustrates termination of the JTAG_TCK pin (ball G2), which is connected 

to VSS through a 10 kΩ pull-down resistor. The JTAG TMS, TRST_B and TDI pins 

Содержание Quark SE C1000

Страница 1: ...Document Number 334715 004EN Intel Quark SE Microcontroller C1000 Platform Design Guide June 2017...

Страница 2: ...cifications and roadmaps The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications Current characterized errata a...

Страница 3: ...n 13 2 3 Feature Set 14 2 4 Pin Mapping 15 3 0 Subsystem Details 23 3 1 Design Recommendations 23 3 2 General Design Guideline Assumptions 24 4 0 I2 C Interface 25 4 1 I2 C Interfaces Signals 25 4 2 I...

Страница 4: ...tion 59 14 2 5 JTAG Pin Termination 59 14 2 6 USB Pin Termination 60 14 2 7 Pin Termination Summary 60 Figures Figure 1 Intel Quark SE Microcontroller C1000 CRB Block Diagram 10 Figure 2 SoC Block Dia...

Страница 5: ...n Example 60 Figure 35 USB Pin Termination Example 60 Tables Table 1 Terminology 9 Table 2 Reference Documents 9 Table 3 Stackup Details 13 Table 4 Alphabetical Ball Listing for BGA package 16 Table 5...

Страница 6: ...6 Document Number 334715 004EN Table 25 Generic Routing Requirements 44 Table 26 ADC Signals 46 Table 27 USB Signals 48 Table 28 USB Routing Requirements 49 Table 29 Timing Parameters for External Reg...

Страница 7: ...une 2017 004 Corrections in Table 14 SPI Signals Added Chapter 14 0 describing optimal termination of unused pins February 2017 003 Corrections in external power supply section Added reference to HOST...

Страница 8: ...00 processor based platform This work is ongoing and these recommendations are subject to change Caution If the guidelines listed in this document are not followed it is very important that the design...

Страница 9: ...ose Input Output I2 C Inter Integrated Circuit I2S Inter IC Sound JTAG Joint Test Action Group OSC Oscillator PWM Pulse Width Modulation RTC Real Time Clock SIO Serial I O SoC System on Chip SPI Seria...

Страница 10: ...ns This section covers general assumptions about the Intel Quark SE SoC microcontroller and Intel Quark SE microcontroller C1000 Customer Reference Board CRB system topology and interface connectivity...

Страница 11: ...tackup of a motherboard such as changes in the dielectric height trace widths and spacing can impact the impedance or loss and jitter characteristics of all interfaces Such changes may be intentional...

Страница 12: ...s must be used in conjunction with high speed signal layer transitions that include a reference plane change Refer to each signal group section for more specification The parameter values for internal...

Страница 13: ...oefficient to choose proper trace spacing The coupling coefficient represents the source voltage percentage that is coupled to victim lines As shown in Figure 5 Kb is defined as the backward coupling...

Страница 14: ...3 2 3 Feature Set A device can contain any feature set and capabilities supported on the Intel Quark SE microcontroller C1000 The following is a feature set of a sample wearable device used in the Int...

Страница 15: ...ino Uno like SIL sockets 1 8V and 3 3V IO Intel Quark SE microcontroller C1000 on board components Accelerometer Gyroscope and Temperature sensors UART JTAG to USB convert for USB debug port Other Int...

Страница 16: ...Listing for BGA package Ball Assign Function_0 Function_1 Function_2 Description A1 VSS Ground A2 GPIO 27 SPI0_M_CS_B 3 GPIO 27 SPI0 Master Chip Select 3 A3 GPIO 21 SPI0_M_SCK GPIO 21 SPI0 Master Cloc...

Страница 17: ...22 I2S transmit data B4 GPIO 16 I2S_RSCK GPIO 16 I2S Receive Clock B5 GPIO 12 SPI1_M_CS_B 1 GPIO 12 SPI1 Master Chip Select 1 B6 GPIO 9 SPI1_M_MISO GPIO 9 SPI1 Master Master In Slave Out B7 SPI1_SS_MO...

Страница 18: ...ter Master Out Slave In D4 GPIO 17 I2S_RWS GPIO 17 I2S Receive Write Select D5 GPIO 14 SPI1_M_CS_B 3 GPIO 14 SPI1 Master Chip Select 3 D6 GPIO 8 SPI1_M_SCK GPIO 8 SPI1 Master Serial Clock D7 SPI1_SS_C...

Страница 19: ...GPIO 3 Analog Input 3 SPI slave Master Out Slave in F1 GPIO_AON 4 Always On GPIO 4 F2 GPIO_AON 3 Always On GPIO 3 F3 GPIO_AON 0 Always On GPIO 0 F4 GPIO_AON 2 Always On GPIO 2 F5 GPIO_AON 1 Always On...

Страница 20: ...H4 VCC_AON_1P8 1 8v supply voltage for Always On counter H5 VCC_AON_1P8 1 8v supply voltage for Always On counter H6 VSS_GNDSENSE_ESR1 Ground for switching regulator 1 H7 VCC_PLL_1P8 1 8 PLL supply v...

Страница 21: ...2 K3 PLT_REG_EN K4 VCCOUT_QLR2_1P8 Output voltage for linear reg2 K5 VCCOUT_QLR1_3P3 Output voltage for linear reg1 K6 VCCOUT_HOST_1P8 1 8 host supply output K7 VCC_HOST_1P8 K8 GPIO 7 AIN 7 GPIO 7 Ana...

Страница 22: ...12 VCC_USB_3P3 3 3 supply voltage for USB M1 VSS Ground M2 VCC_BATT_ESR1_3P7 Mains supply voltage for ESR1 M3 VCCOUT_AON_1P8 1 8 Always On Supply voltage M4 VCCOUT_PLAT_1P8_1P8 Output voltage for swit...

Страница 23: ...orage and I O interfaces into a single system on chip solution This section presents design recommendations for the subsystems that make up the Intel Quark SE microcontroller C1000 platform It include...

Страница 24: ...ion Note All routing guidelines in this document are simulated based on the CRB stackup Note For technical specifications such as speeds supported resolutions and data rates please refer to the Intel...

Страница 25: ...n Type Description I2C_M_x_CLK I O I2 C Serial Clock I2C_M_x_DATA I O I2 C Serial Data The following is a list of the I2 C features Two I2 C interfaces Support for both master and slave operation Oper...

Страница 26: ...I2 C I2 C SDA SCL Breakout Segment trace Transmission Line Segment Breakoutsoc L1 L4 Routing Layer Microstrip Stripline MS SL MS SL Characteristic Impedance 50 10 MS 50 10 SL 50 10 MS 50 10 SL Trace...

Страница 27: ...the breakout area use 4 mils as the minimum trace width Choose a stackup so that 50 Ohms will be minimum 4 mils 4 It is best to meet nominal impedance and spacing requirement at breakout region If no...

Страница 28: ...ing is a list of PWM features Four counters capable of operating in PWM Mode or Timer Mode PWM Mode Configurable high and low times for each PWM Output Minimum high and low time of 2 32MHz clock perio...

Страница 29: ...figured as follows This assumes a nominal system clock frequency of 32 MHz The values in nanoseconds will differ if the system clock frequency is changed Table 10 PWM Timing Characteristic Value Syste...

Страница 30: ...5 004EN Table 11 Timer Period Characteristic Value System Clock Cycles Value Time Timeout Period Granularity 1 31 25 ns Timeout Period Range 0 to 4294967295 2 32 1 0 to 134 22 s Timer Mode supports th...

Страница 31: ...lds Supports 8 bit operation mode Supports RS485 and RS232 Supports DTR DCD DSR RI Modem Control Pins through GPIO pins controlled by software 6 1 Signal Descriptions Table 12 UART Signals Signal Name...

Страница 32: ...y The following is a list of the UART controller features Operation compliant with the 16550 Standard Start bit 5 to 8 bits of data Optional Parity bit Odd or Even 1 1 5 or 2 Stop bits Baud rate confi...

Страница 33: ...ign Guide Document Number 334715 004EN 33 Fractional clock divider that ensures less than 2 frequency error for most supported baud rates Fraction resolution is 4 bits Exception 2 07 error for 1 391 M...

Страница 34: ...PI Master Output Slave Input SPI_M_x_MISO Input SPI Master Input Slave Output The Intel Quark SE microcontroller C1000 includes the following Two SPI master interfaces with support for SPI clock frequ...

Страница 35: ...e Spacing S2 Between SPI signals and other signals 5 mils 3W 2W Trace Spacing S3 Between SPI_CLK to other signals 5 mils 3W 2W Trace Length 100 mils 1500 mils TL0 TL1 TL2 10000 mils 500 mils Length mi...

Страница 36: ...edance Trace Spacing S1 Between SPI signals 4 mils 3W 3W 2W Trace Spacing S2 Between SPI signals and other signals 5 mils 3W 3W 2W Trace Spacing S3 Between SPI_CLK to other signals 5 mils 3W 3W 2W Tra...

Страница 37: ...other signals 5 mils 3W 2W Trace Spacing S3 Between SPI_CLK to other signals 5 mils 3W 2W Trace Length 100 mils 1500 mils TL0 TL1 TL2 8000 mil 500 mils Length mismatch between SPI_CLK and SPI_CS 250...

Страница 38: ...Interrupt Control FIFO mode support with 16B deep TX and RX FIFOs The following is a list of the SPI slave features One SPI slave interface Frame formats Motorola SPI Texas Instruments SSP National S...

Страница 39: ...ection Type Description HYB_XTALI I O XTAL Input or External System Clock HYB_XTALO I O XTAL Input RTC_XTALI I O RTC XTAL Input RTC_XTALO I O RTC XTAL Input RTC_CLK Output RTC Clock Output SYS_CLK Out...

Страница 40: ...10 Trace Width w Meet impedance Meet impedance Trace Spacing S to other signals 15 mils 25 mils Trace Length 250 mils Total Trace Length Total Length 1000 mils Number of vias allowed 2 Via stub lengt...

Страница 41: ...2 pF CL Crystal Load Cap 7 pF Ftol Frequency Tolerance 20 20 ppm Dlev Drive Level 1 uW 8 2 Features The following is a list of the RTC features Programmable 32 bit binary counter Counter increments o...

Страница 42: ...bling proper configuration The SoC contains two instances of the GPIO controller The GPIO controller provides a total of 32 independently configurable GPIOs All GPIOs are interrupt capable supporting...

Страница 43: ...Spacing S2 Between SPI signals and other signals 5 mils minimum 3W 5 mils minimum Trace Length 0 5 max 9 max 0 5 max Trace Total Length Total trace length 10 max 1 Rs 22 or 33 ideally closer to driver...

Страница 44: ...uting Termination Route for TDO Termination Route for TDI TMS TCK Transmission Line Segment TL1 TLterm2 TLterm1 Routing Layer Microstrip Stripline Dual Stripline MS SL MS SL MS SL Characteristic Imped...

Страница 45: ...C1000 June 2017 Platform Design Guide Document Number 334715 004EN 45 10 2 Features The following is a list of the JTAG Interface features 5 pin IEEE 1149 1 JTAG Interface Boundary scan support ARC me...

Страница 46: ...scriptions Figure 21 Analog Shielding Requirement The previous figure shows an example analog signal traces A B and C are shielded agnd net with metal layers traces adjacent above and below the signal...

Страница 47: ...ontroller C1000 June 2017 Platform Design Guide Document Number 334715 004EN 47 Latencies Power up time of 10 us 1 conversion cycle resolution bits 2 cycles Full scale input range is 0 to AVDD ADC Ref...

Страница 48: ...ents a single USB 1 1 device controller Table 27 USB Signals Signal Name Direction Type Description USB_PADP I O USB Positive differential signal USB_PADN I O USB Negative differential signal USB_VDD3...

Страница 49: ...4H max 25 mils or 5H max 25 mils or 5H Trace Spacing S3 Between diff pairs and high speed CLK signals 4H 50 mils 50 mils Trace Length 200 mils TL0 TL1 TL2 TL3 7500 mils TL2 TL3 500 mils Length mismat...

Страница 50: ...ts control interrupt and bulk transfers does not support isochronous transfers Supports a maximum packet size of 64 bytes Supports dedicated FIFOs per IN endpoint Each Transmit FIFO is sized at two ma...

Страница 51: ...he SoC when an external platform power source is required 1 Tie the strap pin PLT_REG_EN to the VCC_AVD_OPM_2P6 power rail This voltage is an output from the SoC VCCOUT_AVD_OPM_2P6 Caution Special car...

Страница 52: ...EF_EN VCC_SENSE_ESR1 VCCOUT_QLR1_3P3 VCCOUT_ESR1_3P3 VSS_GNDSENSE_ESR1 VCC_SENSE_ESR3 VCCOUT_QLR3_1P8 VCCOUT_ESR3_1P8 VSS_GNDSENSE_ESR3 VCC_AVD_OPM_2P6 VCC_IO_AON VCC_AON_1P8 1 8V from external supply...

Страница 53: ...The following guidelines describe how to terminate the unused internal VR signals in this implementation 1 Tie PWR_REG_EN signal to reference plane GND 2 Connect the following unused internal VR sign...

Страница 54: ...levels in VCC_AVD_OPM_2P6 at any time refer to the Intel Quark SE Microcontroller C1000 Power Sequencing Considerations Application Note 7 Disable the unused internal VR by software during the initia...

Страница 55: ...Power Intel Quark SE Microcontroller C1000 June 2017 Platform Design Guide Document Number 334715 004EN 55 Figure 28 Power Sequence for Internal Regulator...

Страница 56: ...be initiated as inputs or in high resistance states to avoid shorted outputs implications Pulling down to VSS consumes about 15 less power than pulling up to VCC for CMOS technology based components T...

Страница 57: ...GPIO Pin Termination Example External Pull Down Resistor GPIO_9_SPI1_M_MISO B6 10 k RPD Intel Quark SE Microcontroller C1000 BGA 144 Package 14 2 2 Sensor Subsystem SPI Pin Termination Unused Sensor...

Страница 58: ...connected to VSS through for example 10 k pull down resistors Figure 31 illustrates termination of the I2C0_SDA pin ball B12 This analogy should apply to terminating any other I2 C pins including the...

Страница 59: ...d by connecting them to VCC through pull up for example 10 k resistors Figure 33 illustrates this termination Figure 33 UART Pin Termination Example UART0_RXD_AIN_18 E8 Intel Quark SE Microcontroller...

Страница 60: ...BGA 144 Package 14 2 6 USB Pin Termination When the USB module will not be used the differential pair on unused downstream ports should be tied together and pulled down to ground through for example...

Страница 61: ...or 1 10 k RPU to VCC A12 VSS Ground N A B1 GPIO_SS 11 GPIO Sensor Subsystem 11 1 10 k RPD to VSS B2 GPIO 26 GPIO 26 1 10 k RPD to VSS B3 GPIO 20 GPIO 22 1 10 k RPD to VSS B4 GPIO 16 GPIO 16 1 10 k RPD...

Страница 62: ...S_B 3 SPI1 Sensor Subsystem Chip Select 3 1 10 k RPD to VSS D8 SPI1_SS_CS_B 2 SPI1 Chip Select 2 on Sensor Subsystem 1 10 k RPD to VSS D9 SPI0_SS_CS_B 1 SPI0 Sensor Subsystem Chip Select 1 1 10 k RPD...

Страница 63: ...G8 VCC_IO_AON Input voltage for Always On I O N A G9 GPIO_SS 2 GPIO for Sensor Subsystem 2 1 10 k RPD to VSS G10 GPIO_SS 3 GPIO for Sensor Subsystem 3 1 10 k RPD to VSS G11 GPIO_SS 4 GPIO for Sensor...

Страница 64: ...OST_1P8 1 8 host supply output N A K7 VCC_HOST_1P8 N A K8 GPIO 7 GPIO 7 1 10 k RPD to VSS K9 GPIO_SS 7 GPIO for Sensor Subsystem 7 1 10 k RPD to VSS K10 GPIO_SS 6 GPIO for Sensor Subsystem 6 1 10 k RP...

Страница 65: ...LAT_1P8_1P8 Output voltage for switching reg2 N A M5 VCCOUT_PLAT_3P3_3P3 Output voltage for switching reg1 N A M6 VCCOUT_HOST_1P8_1P8 1 8 Supply voltage for switching reg3 N A M7 VSS_GNDSENSE_ESR3 Gro...

Отзывы:

Нет отзывов

Бренды по названию

Популярные бренды

Загрузить еще бренды